UNIT hy: PY] chopte cessot And PO on frosjer. i cropsoce sce. } De ae we A Progtam mable device that +ates~ mr number , perperros” on ther asrtrmelic = Logical operahons aecourding. Aa the Progeam steed jn memory and Then Fscclucer “Spher numbag ab a sesult. TLrtieduchrr) : > zt We a 40 pin De. Cirtegeaded Cisutt) > Zt uses a FS%y.e supply ger & ea IP Zt te an B-biF Mex proces. \> ZH dpeed J cpeabionn és about gs} rh he = C4ER \» gp hor 14 aelctess higee Ce. Scanned wih Camseanner ‘Scanned with CamScannerFig. 5.3, shows the block diagram of Intel 8085 microprocesso”. Control bus Control bus Interrupt Interrupt control contrat 8-bit Internal data bus Instruction | [ Reg. 8 ]Reg. C register Beit | B-bit B-bit Reg. D|Reg. & eet set | : -: Reg. H]Reg.L Flag B-bit_| B-bit Mi-fopss. ‘Stack pointer 16-bit Program counter 16-bit Arithmetic Incrementer logic unit [= decrementer : tnstruction ‘atch (ALU) Bit plete adress tl Timi I ‘Address Dataladdress ming and contro ees alasadares Controt bus Aw Ay ADj~ AD Address bus Address/data bus Fig. 5.3. Block diagram of Intel 8085 microprocessor. Scanned wih Camseanner ‘Scanned with CamScannerThe Mao processoL Conarats the Tea three segments as sho) a Ygme below”: Att meh’ ' i Lagve une "3 ‘den i CALL) Contso/ valk 4: Aatthmebe and Lope unit CAL): — The ALD Performs aarthmebic opesabins such oy _adeltheg and subpiacken, | Lege operabins “Suck os AND s oR and exclusive OR» Reduis” arte stored esther | ~ + in Sepisless G2 Jn, membiuy ee sent B | Output — alowicer + MW — Thre unt. $k a. Scher a opu- 1 - Zt. generate Arving and Gake/ Signed bihichA ane a fer the eit g Insduchogs + -— Tt Cerrkoh hedn flow behween Peripherals Cro chucting mame) - — Td psovider staMo, Grtto/ and tent Signel- Shr an Pr, Sy ga rm Scanned wih Camseanner cpu amd | ‘Scanned with CamScanner— It Gntols the enbse oprabrn” GQ mrvoprocerses and pearpherah- Cronectecf xy it 3. Rearctess + ~~ Register are obi’ gitad olowrees ured! the MuUaopsocessoL FOL temp Storage and manipulLabe] H chase and rns teachings + : . Late Boge MU Crp 40 cess 05, hos Dh Be teioing Bagistes : qe: — ft & 8-hit spectal perpue sLegister- Fr 1s als Jelen biped as Sepiste, A- 7 ALL byes and arithnebic operahiont os Perfesme! a Actumulahy - ~ Zt also Astps tr ste yhe Sesult oy me opening — The 4 Ceumulates fa Aatthenes'c may store the Broa aod Logie epaahentivy Genered propose feast mn Sess” NU CO process AL Shere are one B-brt gone! Prrpose Bogistost - These are ho bped af B,C, D,E, Hand L af Shou ry prgime - ' me 7e x ry ‘sg 2 boid Ae Ba pisters Can Werk 17 pees : : 46-b4r clan £ there paring Crabiqabens ! ae B-¢, D-E and H-L- - There depister only be used A. ste tempercty Boswh GF mpachoys” hente Cosled | 49 Femperty . aapistess +. (iy Stack poole CSP): - - Tt re a 16-bih Speco! Rmchem sepiter- - The sdack th a Sequence. a memoby locahony Set. sree ay. La prbgeamrier Ar ofore Jectereve The Cnienthe % a ecu ulaset Hag 9 Preston gunk. and i Qenesat pepe Bepitené olen the onecabeg GA progtan «Ary “pein? The eae Gan be aied as a SHAck - Da thy Bapites , data ib ctosed Fempesariy bo piseh Gme Fel last Go bas Scanned wih CamSeanner— The Stack Pooks. i eed ater puaks C date foserted . — The stack ports 78 dle cwmen teal Shey ao fe Pop i Chats semoyed ) A : 7 - hip Specal-Pperpose Zt 18 “ a os e ge) The Segists and rs use ashe che |. @ He "9 exch 1ST a Ad be executed » Lo. ~ Ft alueys Contain the 16- bet acleher GF memory Lotahin Where nexp- executable Corele ig otesed . : © 7c MWe processor User the .fBogar) Counter Cpe) fo Sequencing the exe cabiy F fastuchons » v> Dasteachig Bogista : T Zawhuchn Sapider Meg Bo beh Anpiey, - rt hwtde Hee Pnshuchen, Curren terns executed St cle. ~The snshruchon fegistes hotel +he , opuah’ Coele Bo fashuds Cocle . oF The fas puch which i’ bern A Ole caclea) and exeaech .| oe... W7 Tem prety Repitr ; | - Ft 1K 99 8 bit Sapte assounted ath —~ zt shetdys colada elusing an sorted | | Legical Operaheg ‘ : | - Zoe used. by He Midopracensod : anal ix | 1 not accesstble . to Programmers « — Er 08s Muro process A 5 Flag Bepicter | Cmsis he G 8-bih- and onby Eo therq | Orn usegutl Cache) - Zt sss. a special pPrapose Sepak » ~ Depends upen the value F. Sobeu after. an axithmebic ane _ Logical opens the veg bts, bearge set (4) oa eset Co) WY Tne hruch'or] olecocler * | — Data fem soshuchoy Lagiusth rs Sent ty the snahuchin ‘olecoolea , here Micreprocencl oleleck rt and Wen Hanslotes rot Spéupe' aches :Ixy Data oo addsess hus -— The data bur rotef gore MM ooprtcerg 1h Gs bp dade and Dente @ bike hota Can be fransrasbted “wn poratiel ib, ty The Miro processes + — But Menery adclrase” AAR @ 16- bite, So he's Pr Be pro cen oe, Saquirs, 16 - bit wrele acters burs 7 — The 8 most Srgatticank behy fhe wit oh addres aclcheus- ue Jeansou'teed by berm re A- bus Cons Ag to Ais) - phe + The 8 least sigarfrcaot bik adalrers [i addres’ aye Hansrvted bur, e AD-bur “Cpins Ade BH APz) - Applicahons 3° = eee machines , ‘- Miacwave Ovens , ~ Piogite phones. 8 akiten - Battie Ugh ence) — Speed Contos F motery~ . Security SY Stern”. ere. Scanned wih CamseannerComtollee ¢ CPLC) | (E)- Peogrammabie bogie SO =P Pleo rsa digétel elechore clewvice Hal ure GQ prose romadble memesy to Shite fastuchons” and za : rmplemeah Funchins Suck as 40gre Sequenung » toving- 1 Coundia and arithmesc "0 Otel tp Gntel ma hinge” and pret, A Pleo Cemsishy % the fonwing man Compenents | PM. Programmer! | Monitor { | ak [_Meroprossssor | | Input rl Memory t Output | ' t — . Module ole ot . | Power Supply Rack and Chassis \ FIGURE 1-4 b PLC System Layout and Connection { = i Scanned wih Camseanner ‘Scanned with CamScannerCc ental ens unit CCpu) . Pregtammes /monrtys : Z/O modxies. Racks and Chassis FU & YE t Gotsat a Gntsok” and procersey” all the SPerahons wyHvn the pic. zt i bea FIR. System , artich Ras -subpastr: a LV Goprecensot » The Computer center ~thal- Comer | our matreake and logit Opravons- . : ; by Menory 3 The area BR Cpv jin hich asta and fo form ahon ik stezed and Bepueved.- Holds the Syston Soffroare and wre pieprarn- to cessing uns} C&Qpu) | CP Power Supply The electrical Supply Hat Convert aienahing Gurren CAC) lige Vortaga ta Vasiou ~ epeaahinos De values - Zn the process y the powea Supply feltas and Aegulates” the DC Yo iecpes -& ensure proper t Computer, operatog - ' Scanned wih CamSeanner ys I L% Psogcamms, /monttei : ~ The ptegsammer [ments C pm) j, a clevree ujed Xo Communicate om Tre Chcethe @ +he ple: - Hand-held fermuinals: , pnchatiraf Famuqal and tae petsenal Cmpute, | USF ar PM eleyvice~ | 70 Hand hed unit, Sopot Aate| Place Though and +ke Hpk Logue a membeage keypad re usual) a ~ Cystey play CLleDd)- ih Hee focusteral penal Of _Pesonal Gmpute , mppie Cmiplex , AEP MUTA type” keyboards “and Carhoh toy tuber CORTE) ane em played « 3+ Z/o Modwer : — The fopuF module “har terminal’ rote Strch eudsrde Pees ehectrad. Signals , Gmreicled by Sensesz eae i Femchuess 1 V2 entered . 2 | | | | | | | TO SHCA out pur Stgnah? ane Sent | DB achVvate Lela 5 sotenordh, vere) Sotid state Swrtehing — chvicer mehay ane! bsplays . 7 The ecutput mache hor | Scanned wih CamSeanner ‘Scanned with CamScanneroe — We fnput moder Secavve Stonaly 1D Swrtcheyy hb Sense- and send then) 2 The Proceso, and the onlpul- moduler ate back he Pio Cesar signeds to the Contre! olavicey- tithe Aclays ex ryote. stashos 1 te Racks and chassis} et assis Racks and chasse 1g a assembly that helps mn Communicahiy harelisane hous the Photesor , and roput- oudput Moduler. 7e the PLL postr ar mounted on bactr and chang. — Zt wots ro the Feuowsing ways ay Tt. chisprbuder Hhe power evenly . by Te Gotuos the cbifperent t/p folp Poelider > : Gmmuvicak' blink oy Thevesl 4 bepuee]? 1/0 murelites” and Fhe pv. Scanned wih Camseanner ‘Scanned with CamScannerAdvantager cy ple? ” Voy fast 8 Easy t change Logit re Hlerbetty a> Low powe, Gnsumphion: 4 Reliable clue to absence GY moving Pats - Sy Easy i assembly . ~ 6) Capable’ q han dhiog AQ ve Complicated Logic gpoahags . Appicabns 0) ple : et a. lg4k signal system - 2) In Nano tech and *aboAa. 3 In auton abe fanspe. sunitchea- . 4 In industsal mm anyiachyting - 3) in Medial snskumeok and Aechnstrgice ’ 67 Za mMackinig ) packaging , madesial hancdlbn Gf) oustory ated! assembly - A En washing machiyer Scanned wih Cs ‘Scanned with CamScannerGo lechtr) of a ple: oo > System Segwiyemeot. .e 7° wndesstan eShat 1 Do be achiewed: Appiicahinn seg wrement «12 in ped £ oudpeb elevice eaguivement Electical Soqwnment - Speed g operoh'cn : Gomm eee operated interface Phypsread Envisennpert . Scanned wih Camseanner ‘Scanned with CamScannerWhat a Microcontroller is? A microcontroller is an integrated chip designed under Very Large Scale Integration technique that consists of a processor with other peripheral units like memory, /O port, timer, decoder, ADC etc. A microcontroller is basically designed in such a way that all the working peripherals are embedded in a single chip with the processor. | Any programmable device holds a processor, memory, I/O ports and timer within it, But a microcontroller contains all these components embedded in a single chip. This single-chip manages the overall operation of the device. [3]. 8051 Microcontroller Architecture: | External Interrupts: [ET] — counter [ein Inputs coma | | vores | ii WU Ff TXD RXD Interrupt Co osc Scanned wih Camseanner ‘Scanned with CamScannerBasic components present internally inside 8051 Microcontroller architecture are: CPU (Central Processing Unit): CPU act as a mind of any processing machine. It synchronizes and manages all processes that are carried out in microcontroller. User has no power to control the functioning of CPU. It interprets the program stored in ROM and carries out from storage and then performs it projected duty. CPU manage the different types of registers available in 8051 microcontroller. Interrupts: Interrupts is a sub-routine call that given by the microcontroller when some other program with high priority is request for acquiring the system buses the n interrupts occur in current running program. Interrupts provide a method to postpone or delay the current process, performs a sub-routine task and then restart the standard program again. Types of interrupt in 8051 Microcontroller: Let's see the five sources of interrupts in 8051 Microcontroller: + Timer 0 overflow interrupt - TFO + Timer 1 overflow interrupt - TF1 * External hardware interrupt - INTO . : External hardware interrupt - INT1 + Serial communication interrupt - RI/TI Memory: For operation Micro-controller required a program. This program guides the microcontroller to perform the specific tasks. This program installed in microcontroller required some on chip memory for the storage of the program. Microcontroller also required memory for storage of data and operands for the short duration. In microcontroller 8051 there is code or program memory of 4 KB that is it has 4 KB ROM and it also comprise of data memory (RAM) of 128 bytes. Bus: Bus is a group of wires which uses as a communication canal or acts as means of data transfer. The different bus configuration includes 8, 16 or more cables. Therefore, a bus can bear 8 bits, 16 bits all together. Scanned wih Camseanner ‘Scanned with CamScannerTypes of buses in 8051 Microcontroller: Let's see the two types of bus used in 8051 microcontroller: Address Bus: 8051 microcontrollers is consisting of 16 bit address bus. It is generally be used for transferring the data from Central P: rocessing Unit to Memory, Data bus: 8051 microcontroller is consisting of 8 bits data bus. It is generally be used for transferring the data from one peripherals position to other peripherals. Oscillator: As the microcontroller is digital circuit therefore it needs timer for their operation. To perform timer operation inside microcontroller it required externally connected or on-chip oscillator. Microcontroller is used inside an embedded system for managing the function of devices. Therefore, 8051 uses the two 16 bit counters and timers. For the operation of this timers and counters the oscillator is used inside microcontroller. Input/ Output port: 8051 consists of 4 parallel ports of 8 bit each thereby providing 32 input-output pins. All the 4 ports function bidirectional ie. either input or output according to the software control. Timer and Control Unit: Timers are used to create a time gap or delay between 2 events. 8051 microcontroller consists of 2 timers of 16 bit each by which the system can produce two delays simultaneously in order to generate the appropriate delay. Basically, microcontrollers use hardware delays in which a physical device is used by the processor to produce the respective delay. And this physical device is known as a timer. Serial port 8051: The 8051 contains UART — universal asynchronies receiver transmitter. + The serial port is full duplex. « It can transmit and receive simultaneously. * 2 port and 3 pins are used to provide the serial interface. P 3.0 is the receiver pin (RXD) P 3.1 is the transmitter pin (TXD) Applications of Microcontroller 8051: The use of microcontroller in various fields such as rea a space, robotics, electronics, defense application, mobile communications, rail transport, industrial processing, and medical applications is rapidly increasing. Scanned wih Camseanner ‘Scanned with CamScanneroe P1i—J2 Vee P1273 P0.0 (ADO) PIs PO.1 (AD1) P45 P0.2 (AD2) P1516 P0.3 (AD3) P67 P0.4 (AD4) P0.5 (ADS) P17 RST S : PO.6 (ADS) PO.7 (AD7 (RXD) P3.0 [5] 10 mo te ) oe ALE/PROG i) P32 Sen (INTT) P3.3 P27 (A15) i P2.6 (A14) Au a P2.5 (A13) (WR) P3.6 P24 (A12) * Pins 1 to 8— These pins are known as Port 1. This port doesn’t serve any P2.3 (Att) P2.2 (A10) P2.1 (AQ) P2.0 (A8) other functions. It is internally pulled up, bi-directional I/O port. - Pin 9 = It is a RESET pin, which is used to reset the microcontroller to its initial values. Pins 10 to 17— These pins are known as Port 3. This port serves some ae timer input, control signals, serial communication functions like interrupts, signals RxD and TxD, ete. Pins 18 & 1 the system clock. Pin 20 — This pin p Scanned wih Camseanner ‘Scanned with CamScanner 9 — These pins are used for interfacing an external crystal to get rovides the power supply to the circuit.Pins 21 to 28 — These pins are known as Port 2. It serve: i e . s as V/O port. High order address bus signals are also multiplexed using this port. , 7 Pin 29 - This is PSEN pin which stands for Program Store Enable. It is used to read a signal from the external program memory. Pin 30 ~ This is EA pin which stands for Extemal Access input. It is used to enable/disable the external memory interfacing. * Pin 31 = This is ALE pin which stands for Address Latch Enable. It is used to demultiplex the address-data signal of port. Pins 32 to 39 — These pins are known as Port 0. It serves as I/O port. Lower order address and data bus signals are multiplexed using this port. Pin 40 — This pin is used to provide power supply to the circuit. Scanned wih CamSeanner ‘Scanned with CamScanner