Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.

Project Activity

See All Activity >

License

Artistic License, GNU General Public License version 2.0 (GPLv2)

Follow Verilator

Verilator Web Site

Other Useful Business Software
Save Up to 91% on Cloud Compute With Spot VMs Icon
Save Up to 91% on Cloud Compute With Spot VMs

Automatic sustained-use discounts. One free VM per month. No negotiation needed.

Run batch jobs at 60-91% off with Spot VMs. Long-running workloads get automatic discounts with sustained use.
Start Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Verilator!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Languages

English

Intended Audience

Developers, End Users/Desktop

Programming Language

C++, Perl

Related Categories

Perl Compilers, Perl Electronic Design Automation (EDA) Software, C++ Compilers, C++ Electronic Design Automation (EDA) Software

Registered

2001-11-20