Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.
License
Artistic License, GNU General Public License version 2.0 (GPLv2)Follow Verilator
Other Useful Business Software
Save Up to 91% on Cloud Compute With Spot VMs
Run batch jobs at 60-91% off with Spot VMs. Long-running workloads get automatic discounts with sustained use.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Verilator!