Commits

Branch selector

 master

User selector

vineetgarc

Datepicker

All time

Commit History

Commits on Aug 7, 2015

• ARCv2: spinlock/rwlock/atomics: reduce 1 instruction in exponential backoff

  Show description for 1097163
  vineetgarc

  committed
  1097163

  Copy full SHA for 1097163

Commits on Aug 5, 2015

• ARC: Make pt_regs regs unsigned

  Show description for 87ce628
  vineetgarc

  committed
  87ce628

  Copy full SHA for 87ce628

Commits on Aug 4, 2015

• ARCv2: spinlock/rwlock: Reset retry delay when starting a new spin-wait cycle

  Show description for b89aa12
  vineetgarc

  committed
  b89aa12

  Copy full SHA for b89aa12

• ARCv2: spinlock/rwlock/atomics: Delayed retry of failed SCOND with exponential backoff

  Show description for e78fdfe
  vineetgarc

  committed
  e78fdfe

  Copy full SHA for e78fdfe

• ARC: LLOCK/SCOND based rwlock

  Show description for 69cbe63
  vineetgarc

  committed
  69cbe63

  Copy full SHA for 69cbe63

• ARC: LLOCK/SCOND based spin_lock

  Show description for ae7eae9
  vineetgarc

  committed
  ae7eae9

  Copy full SHA for ae7eae9

• ARC: refactor atomic inline asm operands with symbolic names

  Show description for 8ac0665
  vineetgarc

  committed
  8ac0665

  Copy full SHA for 8ac0665

• Revert "ARCv2: STAR 9000837815 workaround hardware exclusive transactions livelock"

  Show description for f5959cb
  vineetgarc

  committed
  f5959cb

  Copy full SHA for f5959cb

• ARCv2: [axs103_smp] Reduce clk for Quad FPGA configs

  Show description for 6de7abf
  vineetgarc

  committed
  6de7abf

  Copy full SHA for 6de7abf

Commits on Aug 3, 2015

• ARCv2: Fix the peripheral address space detection

  Show description for e13c42e
  vineetgarc

  committed
  e13c42e

  Copy full SHA for e13c42e

Commits on Jul 20, 2015

• ARCv2: lib: memset: Don't assume 64-bit load/stores

  Show description for 262137b
  vineetgarc

  committed
  262137b

  Copy full SHA for 262137b

• ARCv2: lib: memcpy: Missing PREFETCHW

  Show description for 21481f2
  vineetgarc

  committed
  21481f2

  Copy full SHA for 21481f2

Commits on Jul 13, 2015

• ARCv2: support HS38 releases

  Show description for 624b71e
  vineetgarc

  committed
  624b71e

  Copy full SHA for 624b71e

Commits on Jul 9, 2015

• ARC: slightly refactor macros for boot logging

  Show description for b631788
  vineetgarc

  committed
  b631788

  Copy full SHA for b631788

• ARC: Add llock/scond to futex backend

  Show description for 9138d41
  vineetgarc

  committed
  9138d41

  Copy full SHA for 9138d41

• ARC: Make ARC bitops "safer" (add anti-optimization)

  Show description for 80f4208
  vineetgarc

  committed
  80f4208

  Copy full SHA for 80f4208

Commits on Jul 6, 2015

• ARCv2: intc: IDU: Fix potential race in installing a chained IRQ handler

  Show description for 6b12ec1
  vineetgarc

  committed
  6b12ec1

  Copy full SHA for 6b12ec1

• ARCv2: intc: IDU: support irq affinity

  Show description for 83ce3e6
  vineetgarc

  committed
  83ce3e6

  Copy full SHA for 83ce3e6

• ARC: fix unused var wanring

  Show description for bccea41
  vineetgarc

  committed
  bccea41

  Copy full SHA for bccea41

• ARC: Don't memzero twice in dma_alloc_coherent for __GFP_ZERO

  Show description for f718c2e
  vineetgarc

  committed
  f718c2e

  Copy full SHA for f718c2e

• ARC: Override toplevel default -O2 with -O3

  Show description for 9770906
  vineetgarc

  committed
  9770906

  Copy full SHA for 9770906

• ARC: Kconfig: better way to disable ARC_HAS_LLSC for ARC_CPU_750D

  Show description for 14a0abf
  vineetgarc

  committed
  14a0abf

  Copy full SHA for 14a0abf

Commits on Jun 28, 2015

• ARC: Fix build failures for ARCompact in linux-next after ARCv2 support

  Show description for 40b8ad8
  vineetgarc

  committed
  40b8ad8

  Copy full SHA for 40b8ad8

• ARCv2: Allow older gcc to cope with new regime of ARCv2/ARCompact support

  Show description for d1c6c2f
  vineetgarc

  committed
  d1c6c2f

  Copy full SHA for d1c6c2f

Commits on Jun 25, 2015

• ARCv2: [axs103] Support ARC SDP FPGA platform for HS38x cores

  Show description for 5fa2daa
  vineetgarc

  committed
  5fa2daa

  Copy full SHA for 5fa2daa

• ARCv2: [nsim*hs*] Support simulation platforms for HS38x cores

  Show description for a12ebe1
  vineetgarc

  committed
  a12ebe1

  Copy full SHA for a12ebe1

• ARCv2: All bits in place, allow ARCv2 builds

  Show description for 65bfbcd
  vineetgarc

  committed
  65bfbcd

  Copy full SHA for 65bfbcd

• ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)

  Show description for 795f455
  vineetgarc

  committed
  795f455

  Copy full SHA for 795f455

• ARCv2: STAR 9000837815 workaround hardware exclusive transactions livelock

  Show description for a5c8b52
  vineetgarc

  committed
  a5c8b52

  Copy full SHA for a5c8b52

• ARC: Reduce bitops lines of code using macros

  Show description for 04e2eee
  vineetgarc

  committed
  04e2eee

  Copy full SHA for 04e2eee

• ARCv2: barriers

  Show description for b8a0330
  vineetgarc

  committed
  b8a0330

  Copy full SHA for b8a0330

• arch: conditionally define smp_{mb,rmb,wmb}

  Show description for 470c27e
  vineetgarc

  committed
  470c27e

  Copy full SHA for 470c27e

• ARC: add smp barriers around atomics per Documentation/atomic_ops.txt

  Show description for 2576c28
  vineetgarc

  committed
  2576c28

  Copy full SHA for 2576c28

• ARC: add compiler barrier to LLSC based cmpxchg

  Show description for d57f727
  vineetgarc

  committed
  d57f727

  Copy full SHA for d57f727

Commits on Jun 22, 2015

• ARCv2: SMP: intc: IDU 2nd level intc for dynamic IRQ distribution

  Show description for eaf0ecc
  vineetgarc

  committed
  eaf0ecc

  Copy full SHA for eaf0ecc

Pagination

Previous

Next