Skip to content
View panicmarvin's full-sized avatar

Block or report panicmarvin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,276 728 Updated Jan 5, 2026

🎮 ⌨ An easy to use tool to change the behaviour of your input devices.

Python 5,203 205 Updated Dec 31, 2025

Inference code for CodeLlama models

Python 16,368 1,943 Updated Aug 12, 2024

MessagePack implementation for C and C++ / msgpack.org[C/C++]

3,271 922 Updated Jul 21, 2025

The swiss army knife of lossless video/audio editing

TypeScript 36,807 1,786 Updated Dec 19, 2025

Common SystemVerilog components

SystemVerilog 692 188 Updated Dec 19, 2025

AMBA AXI VIP

SystemVerilog 437 121 Updated Jun 28, 2024

Paper backup of files using QR codes

Python 163 16 Updated Aug 28, 2025

RenderDoc is a stand-alone graphics debugging tool.

C++ 10,286 1,508 Updated Jan 5, 2026

Backup data using qrcode. Minimal PaperBackup solution for small to medium sized files using QR-Codes.

Shell 259 32 Updated Oct 23, 2023

Temporary repo to gather information about the Kria KV260 board

Python 74 15 Updated Aug 19, 2021

Dear ImGui: Bloat-free Graphical User interface for C++ with minimal dependencies

C++ 70,522 11,431 Updated Jan 5, 2026

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Tcl 1,039 237 Updated Dec 5, 2025

USB to dual UART / SPI / I2C / JTAG / FIFO / Bit-Bang...

141 45 Updated Nov 22, 2022

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,728 677 Updated Dec 23, 2025

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly 2,748 871 Updated Dec 30, 2025

cocotb: Python-based chip (RTL) verification

Python 2,209 596 Updated Jan 5, 2026

Khronos Vulkan, OpenGL, and OpenGL ES Conformance Tests

C++ 599 333 Updated Dec 19, 2025

A brief computer graphics / rendering course

C++ 23,039 2,202 Updated Nov 21, 2025

stb single-file public domain libraries for C/C++

C 31,036 7,953 Updated Oct 25, 2025

make your verilog DUT test more smart

C++ 22 8 Updated Sep 9, 2016

build-once run-anywhere c library

C 20,321 729 Updated Dec 2, 2025

UVM AHB VIP

SystemVerilog 90 22 Updated Sep 13, 2025

涵盖C++ Primer 5th、 effective C++ 、 STL api和demos C++ 基础知识与理论、 智能指针、C++11、 Git教程 Linux命令 Unix操作系统(进程、线程、内存管理、信号)计算机网络、 数据结构(排序、查找)、数据库、、C++对象模型、 设计模式、算法(《剑指offer》、leetcode、lintcode、hihocoder、《王道程序员求职…

HTML 2,644 607 Updated Jan 16, 2022

搞定C++:punch:。C++ Primer 中文版第5版学习仓库,包括笔记和课后练习答案。

C++ 8,589 2,009 Updated Jul 20, 2025

🎓 Sharing machine learning course / lecture notes.

6,375 847 Updated May 16, 2024

OpenTitan: Open source silicon root of trust

SystemVerilog 3,080 931 Updated Jan 5, 2026

本文原文由知名 Hacker Eric S. Raymond 所撰寫,教你如何正確的提出技術問題並獲得你滿意的答案。

JavaScript 34,320 5,771 Updated Jan 1, 2025

This is the main repository for all the examples for the book Practical UVM

Verilog 212 118 Updated Oct 21, 2020
Next