Scribd
Upload
3 views

Mini Project Presentation

The document presents a mini project on the design and verification of a UART protocol using System Verilog, focusing on asynchronous communication in embedded systems. It outlines the methodology for implementing the UART protocol, including system design, testbench development, and simulation for error handling and data integrity. Expected outcomes include successful serial data transmission, synchronization, and effective error detection.

Uploaded by

shreevarshinis663
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
3 views

Mini Project Presentation

The document presents a mini project on the design and verification of a UART protocol using System Verilog, focusing on asynchronous communication in embedded systems. It outlines the methodology for implementing the UART protocol, including system design, testbench development, and simulation for error handling and data integrity. Expected outcomes include successful serial data transmission, synchronization, and effective error detection.

Uploaded by

shreevarshinis663
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 10

P.E.S.

COLLEGE OF ENGINEERING, MANDYA -


571401 (An Autonomous & Govt. Aided
Institution, Affiliated to VTU, Belagavi)

Mini Project Presentation On


“DESIGN AND VERIFICATION OF UART USING
SYSTEM VERILOG”

Presented by
Savitha S 4PS22EC146
Shreevarshini S 4PS22EC149
Sneha Jenifer B 4PS22EC154
Vidyadhare C 4PS22EC176
Under the guidence of
Mr Janardhana S Y
Assistant Professor
Department of ECE, PESCE
ABSTRACT
The UART protocol is a widely used communication standard for serial data transmission in
embedded systems and System-on-Chip (SoC) designs. It facilitates asynchronous
communication between devices by converting parallel data from a processor into serial form
and vice versa. This project focuses on the design and verification of a UART (Universal
Asynchronous Receiver/Transmitter) protocol, widely used for serial communication in
embedded systems and SoC designs. The UART module, implemented in Verilog HDL,
facilitates asynchronous data transfer by converting parallel data into serial form and vice
versa, operating without a clock signal but using pre-determined baud rates for
synchronization. Key features include configurable baud rates, parity checks, and stop bits,
making it ideal for low-cost, low-speed applications. A SystemVerilog-based testbench and
simulation tool (e.g., QuestaSim) are used to verify the design under various conditions,
including normal and error scenarios such as mismatched baud rates and parity errors.
Simulation results confirm the functionality, reliability, and performance of the UART design.
INTRODUCTION
Universal Asynchronous Receiver/Transmitter (UART) is a simple yet widely used protocol for
asynchronous serial communication in embedded systems. It enables reliable data exchange by
converting parallel data into serial format for transmission and then back to parallel at the
receiving end. UART eliminates the need for a shared clock signal by relying on pre-
configured parameters such as baud rate, parity, and stop bits for synchronization. It also
supports error detection through mechanisms like parity checks, ensuring data integrity during
communication. This makes UART suitable for a variety of applications, including
microcontroller communication, industrial automation, and debugging systems. Despite its
simplicity and cost-effectiveness, UART is best suited for lowspeed, short-distance
communication due to its limited data rates and lack of advanced error correction. However, its
ease of implementation and flexibility have established it as a fundamental communication
standard in modern systems. By facilitating efficient point-to-point communication, UART
continues to play a significant role in both basic and advanced embedded applications.
LITERATURE REVIEW
Sl Title of the paper Author Year of Observation
No. publication

1. Design and Ashok Kumar This paper presents a fast, efficient UART
Implementation of Gupta; Ashish design with FPGA verification and parity
High-Speed UART Raman; support.
Naveen
Kumar; Ravi
Ranjan
2. Design and Yamini R, This paper presents UART RTL design and
Verification of Ramya M V UVM-based verification using reusable
UART using System testbenches and simulation..
Verilog

3. Analysis of UART Pranjal This paper highlights UART's simple,


Communication Sharma; Anup reliable design and suitability for low-cost
Protocol Kumar; Naresh embedded communication.
Kumar
4. Design of UART Dong An; This paper proposes a UART system with
Communication Zhouming auto baud rate syncing for easier, error-free
System Based on Guo; Kehan communication between devices.
Adaptive Baud Rate Zhao.
Technology
PROPOSED METHODOLOGY

1.System Design and Specification:


Define the UART protocol specifications, including data format (start bit, data bits, parity bit,
stop bits), baud rate, and synchronization requirements.
Create a block-level architecture for the UART, including modules for the baud rate
generator, transmitter, receiver, and error-checking mechanisms.

2.Design Implementation:
Implement the transmitter and receiver modules using Verilog HDL.
Develop the baud rate generator for timing control, ensuring proper synchronization between
the transmitter and receiver.
3.Testbench Development:
Design a SystemVerilog-based testbench to verify the functionality of the UART modules.
Create test cases to simulate various scenarios, such as single-byte and multi-byte data transmission,
mismatched baud rates, and parity errors.

4.Simulation and Verification:


Use simulation tools (e.g., QuestaSim or ModelSim) to verify the design under different operating
conditions.
Validate the UART protocol’s compliance with specifications by analysing simulation results for data
integrity, synchronization, and error handling.

5.Documentation and Analysis:


Document the design methodology, simulation results, and key performance metrics. Analyse the
system’s reliability, scalability, and suitability for modern embedded applications.
PROJECT DESIGN AND
IMPLEMENTATION PLAN
EXPECTED OUTCOMES

1. Successful Serial Data Transmission:


Accurate conversion of parallel data into serial format by the transmitter.
Reliable reception of serial data by the receiver and reconstruction into parallel format.
2. Synchronization:
Proper alignment between transmitter and receiver based on pre-configured baud rate.
3. Error Handling:
Effective detection and indication of errors such as parity errors, framing errors, or
mismatched baud rates.
4. Simulation Results:
Validation of data integrity during single-byte and multi-byte transmissions and
correct handling of error scenarios with appropriate flags or notifications.
REFERENCES
1. Design and Implementation of High-Speed Universal Asynchronous Receiver and
Transmitter (UART), Ashok Kumar Gupta; Ashish Raman; Naveen Kumar; Ravi Ranjan.

2. Design and Verification of UART using System Verilog; Yamini R, Ramya M V.

3. Analysis of UART Communication Protocol; Pranjal Sharma; Anup Kumar; Naresh Kumar.

4. Design of UART Communication System Based on Adaptive Baud Rate Technology; DongAn;
Zhouming Guo; Kehan Zhao

You might also like