Lecture 2.2.6 (Memory Management Hardware)
Lecture 2.2.6 (Memory Management Hardware)
ASSISTANT PROFESSOR
BE-CSE
MEMORY MANAGEMENT HARDWARE
The memory management hardware consists of several key components that work
together to ensure efficient memory usage and allocation. These components include:
Memory Management Unit (MMU): The MMU is a critical component of
memory management hardware. It translates virtual addresses to physical
addresses, enabling the system to access the correct memory location.
Translation Lookaside Buffer (TLB): The TLB is a cache that stores
recently used virtual-to-physical address translations, speeding up the address
translation process.
Memory Segmentation Unit: This unit divides the memory into fixed-size
segments to organize and manage memory resources efficiently.
Memory Protection Unit (MPU): The MPU ensures the security and
protection of memory by enforcing access permissions and preventing
unauthorized access.
Memory Management Unit (MMU)
The Memory Management Unit (MMU) is a key component of memory
management hardware in computer architecture. It performs the essential
task of translating virtual addresses generated by the CPU into physical
addresses, allowing the system to access the correct memory location.
The MMU works in conjunction with the operating system's memory
management software to allocate and manage memory resources effectively.
It uses a technique called address translation, which involves converting
virtual addresses to physical addresses by utilizing page tables or translation
tables.
The MMU also plays a vital role in memory protection by implementing
memory access control and prevention mechanisms. It enforces access
permissions, ensuring that each process can only access its allocated memory
and preventing unauthorized access to sensitive information.
Translation Lookaside Buffer (TLB)
The Translation Lookaside Buffer (TLB) is a cache in the memory management
hardware that stores recently used virtual-to-physical address translations. It acts
as a high-speed memory for address translation, improving the overall
performance of the system.
When the CPU generates a virtual address, the TLB checks if the translation for
that address is available in its cache. If the translation is found, the TLB
provides the corresponding physical address, eliminating the need for a time-
consuming lookup in the page tables or translation tables.
The TLB operates on the principle of locality, which states that recently
accessed memory locations are likely to be accessed again in the near
future. By storing frequently used translations, the TLB reduces the
overhead of address translation, improving system performance.
Functions of Memory Management Hardware
Reference Books:
J.P. Hayes, “Computer Architecture and
Organization”, Third Edition.
Mano, M., “Computer System Architecture”, Third
Edition, Prentice Hall.
Stallings, W., “Computer Organization and Architecture”, Eighth
Edition, Pearson Education.
Text Books:
Carpinelli J.D,” Computer systems organization &Architecture”, Fourth
Edition, Addison Wesley.
Patterson and Hennessy, “Computer Architecture”, Fifth Edition Morgaon
Kauffman.
Other References
https://www.ques10.com/p/10067/what-is-virtual-memory-explain-the-role-o
f-pagin- 1/
https://www.enterprisestorageforum.com/storage-hardware/paging-and-
segmentation.html
https://www.cmpe.boun.edu.tr/~uskudarli/courses/cmpe235/Virtua
l%20Memory.pdf