0% found this document useful (0 votes)
15 views

BiD 00 Introduction

Uploaded by

mehmet
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views

BiD 00 Introduction

Uploaded by

mehmet
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 70

BLM5207

Computer Organization
Prof. Dr. Nizamettin AYDIN

[email protected]

http://www3.yildiz.edu.tr/~naydin

1
Course Details
• Course Code : BLM5207
• Course Name : Computer Organization
• Credit :3
• Level : Graduate
• Schedule : Friday 19:00-21:50
• Course web page:
http://www3.yildiz.edu.tr/~naydin/na_BiD.htm
• Instructors : Nizamettin AYDIN
Room: D-128
Email: [email protected],
[email protected]
2
Course Objective

• Learning properties of various


computer architectures
• Learning about design (hardware)
issues of computing.

3
Course Content
• Revisison of Some Fundamental Concepts
• Computer System, Computer Evolution and
Performance
• Cache, Cache Optimization, Virtual
Memory
• Pipeline, Instruction-Level Parallelism,
Data-Level Parallelism
• GPU Architectures, Thread-Level
Parallelism, Multicore Processors.
4
Course Prerequisite

• Basic knowledge in
–Computer organization
–Digital circuit design
–High-level language programming,
e.g. C or Java
–Assembly programming, e.g.
Intelx86 or MC680xx.
5
Recommended Texts
• Recommended texts
– The Architecture of Computer Hardware and Systems Software:
An Information Technology Approach, Irv Englander
– Computer Science - AN OVERVIEW, J. Glenn Brookshear,
Dennis Brylow
– Computer Architecture: A Quantitative Approach, John L.
Hennessy, David A. Patterson
– Computer Organization and Architecture: Designing for
Performance, William Stallings
– Computer Organization and Design, David A. Patterson and John
L. Hennessy
– Computer System Architecture, M. Morris Mano
– Logic and Computer Design Fundamentals, M. Morris Mano,
Charles Kime
–…
6
Course Outline
• Revision of Fundamental Concepts
• Fundamentals of Quantitative Design & Analysis
(Chapter 1)
• Instruction Set Principals (Appendix A)
• Instruction Pipelining (Appendix C)
• Memory Hierarchy Design (Appendix B &
Chapter 2)
• Instruction-Level Parallelism (Chapter 3)
• Data-Level Parallelism (Chapter 4)
• Thread-Level Parallelism (Chapter 5)
7
Assesment

• Midterm : 35%
• Final : 40%
• Homework : 20%
• Attendance&Participation : 05%

8
Rules of the Conduct
• No eating /drinking in class
– except water
• Cell phones must be kept outside of class or
switched-off during class
• No talking with your peers
• No late arrival or early leave to/from the lecture
• No web surfing and/or unrelated use of
computers
– when computers are used in class or lab

9
The Computer Revolution
• Progress in computer technology
– Underpinned by Moore’s Law
• Makes novel applications feasible
– Computers in automobiles
– Cell phones
– Human genome project
– World Wide Web
– Search Engines
• Computers are pervasive

10
Rules of the Conduct
• You are responsible for checking the class web
page often for announcements.
– http://www3.yildiz.edu.tr/~naydin/na_BiD.htm
• Academic dishonesty and cheating
– will not be tolerated
– will be dealt with according to university rules and
regulations
• http://www.yok.gov.tr/content/view/475/
• Presenting any work that does not belong to you is also
considered academic dishonesty.

11
Electronics Systems

12
The Processor Market

13
Cell Phones!!

14
Cell Phones!!

15
Classes of Computers
• Desktop computers
– General purpose, variety of software
– Subject to cost/performance tradeoff
• Server computers
– Network based
– High capacity, performance, reliability
• Embedded computers
– Hidden as components of systems
– Stringent power/performance/cost constraints
• Supercomputers

16
Below Your Program
• Application software
– Written in high-level language
• System software
– Compiler: translates HLL code to
machine code
– Operating System: service code
• Handling input/output
• Managing memory and storage
• Scheduling tasks & sharing resources
• Hardware
– Processor, memory, I/O controllers

17
Levels of Program Code
• High-level language
– Level of abstraction closer to
problem domain
– Provides for productivity and
portability
• Assembly language
– Textual representation of
instructions
• Hardware representation
– Binary digits (bits)
– Encoded instructions and data

18
Below Your Program
• Same components for
The BIG Picture
all kinds of computer
– Desktop, server,
embedded
• Input/output includes
– User-interface devices
• Display, keyboard, mouse
– Storage devices
• Hard disk, CD/DVD, flash
– Network adapters
• For communicating with other
computers

19
Networks
• Communication and resource sharing
• Local area network (LAN): Ethernet
– Within a building
• Wide area network (WAN: the Internet
• Wireless network: WiFi, Bluetooth

20
Networks
• Volatile main memory
– Loses instructions and data when power off
• Non-volatile secondary memory
– Magnetic disk
– Flash memory
– Optical disk (CDROM, DVD)

21
Anatomy of a Computer

Output
device

Network
cable

Input Input
device device

22
Opening the Box

23
The Processor
• AMD Barcelona: 4 processor cores

24
Inside the Computer

Peripherals Computer

Central Main
Processing Memory
Unit

Computer
Systems
Interconnection

Input
Output
Communication
lines

25
Inside the Processor (CPU)

CPU

Computer Arithmetic
Registers and
I/O Login Unit
System CPU
Bus
Internal CPU
Memory Interconnection

Control
Unit

26
Inside the Control Unit

Control Unit

CPU
Sequencing
ALU Logic
Control
Internal
Unit
Bus
Control Unit
Registers Registers and
Decoders

Control
Memory

27
Technology Trends
• Electronics technology
continues to evolve
– Increased capacity and
performance
– Reduced cost
DRAM capacity

Year Technology Relative performance/cost


1951 Vacuum tube 1
1965 Transistor 35
1975 Integrated circuit (IC) 900
1995 Very large scale IC (VLSI) 2,400,000
2005 Ultra large scale IC 6,200,000,000

28
29
30
31
32
Eniac

33
Eniac (find the OS?)

34
Eniac (find the Programmer?)

35
Integrated Circuits: wafer (564 dies)
Drawing single-crystal
Si ingot from furnace…. Then, slice into wafers and pattern it…

36
In the beginning Intel 4004 (4-bit)

37
Intel 8080 (8-bit)

38
Intel 8086 (16-bit)

39
Motorola 68000 (32-bit)

40
Pentium 4 (64-bit)

41
Pentium 4 chip breakdown

42
43
Technology Trends

44
Intel IA-64 / Itanium
Explicit Parallel Instruction Computer
• IA-64
• Implementations: Merced (2001), McKinley (2002), Montecite
(2 core, 2006), Tukwila (4-core 2009), Poulson (Q4, 2009, 8-
core)
• Architecture is now called Itanium

45
(2002)
46
47
Tukwila 4 core Itanium, 2009

48
Intel Dunnington 6-core

49
How further?

50
Supercomputers
• IBM cluster
• 6480 nodes with
– Dual core Opteron 1.8 GHz
– 2 * PowerXCell 8i 3.2 GHz
(12.8 GFlops)
• Infiniband connection fabric (16 Gbit/s per link)
– FAT tree interconnect
• 100 Tbyte DRAM memory
• 216 I/O nodes
• 2.35 MW power
• MPI programming
• Size: 296 racks, 550 m2 This is huge !!
51
BlueGene/L IBM
• Based on ASIC with PowerPC 440, 700 Mhz, each 2.8 GFlops
• 105,496 nodes
• 3D Torus interconnect for p2p communication + Collective
network
3D-torus

Complete system

rack

52
Data Center (IBM)

53
2009: BlueGene/P

System:
Rack: 256 racks
32 Node Cards upto 1PB
13.9 TF/s 3.56 PFlops
2-4 TB
Node card:
32 processor cards
Processor card: 64-128 GB
one 4-processor chip 435 GFlops
ASIC: 13.6 GFlops
13.6 Gflops 2-4 GB
8 MB EDRAM
54
BlueGene/P ASIC

• 208M trans
• 850 MHz
• 16W
• 90nm

55
BlueGene/L Node board

• 16 cards
with 2
ASICs
each
• 8 GB
• 180
Gflop

56
BlueGene/P node card

57
BlueGene/P rack

58
Can we match the human brain ???

• Performance = 100 Billion (10^11) Neurons * 1000


(10^3) Connections/Neuron * 200 (2 * 10^2)
Calculations Per Second Per Connection = 2 * 10^16
Calculations Per Second

• Memory = 100 Billion (10^11) Neurons * 1000


(10^3) Connections/Neuron * 10 bytes (information
about connection strength and adress of output
neuron, type of synapse) = 10^15 bytes = 1 PB =
1000 TB
• How far off are we?
59
Blue brain research
• Software replica of a column of the neocortex
– 85% of brains total mass
– required for language, learning, memory and complex thought
– the essential first step to simulating the whole brain
• Next: include circuitry from other brain regions and eventually
the whole brain.

60
Incredible Computer Ads!

61
RAM Card!

62
HD Monitor!

63
Mobile Phone!!

64
Mobile Phones!!

65
Mobile Phones!!

66
System-on-Chip (SOC)

Software
Hardware

Microprocessor
s
Embedded
Memory
Analog Circuit
DSP

High-speed ASIC
electronics
Network Sensor

67
System-on-Chip (SOC)

68
At The End

The actual
processor size

The technology behind


multiprocessor chips

69
Thank You and
Good Luck!

70

You might also like