DEPARTMENT OF TECHNICAL EDUCATION
ANDHRA PRADESH
Name of the Faculty : M. VISWANATHA REDDY
Designation : Head of Electronic and Communication
Branch : Electronics & Communication
Engineering
Institute : G.M.R. Polytechnic, Madanapalle.
Year/ Semester : 3rd Semester
Subject : Digital Electronics
Sub-code : EC304
Topic : Registers & Memories
Sub topic : Shift registers
Duration : 100 min.
Teaching Aids : PPT Animations
1
EC304.52 to 53
OBJECTIVES
On completion of this period, you would be able to
know
• What is shift register?.
• Types of shift registers.
• Working of left shift register.
• Working of shift right register.
• Working of Universal shift registers(UC 74194).
2
EC304.52 to 53
SHIFT REGISTER
Shift Register :A shift register can not only store the data
but also shift them bit by bit.
Types of Shift registers
Shift left register Shift right register
3
EC304.52 to 53
SHIFT LEFT AND SHIFT RIGHT REGISTERS
Shift left register:
The shift register that shifts the data by one bit to
the left.
Shift right register:
The register that shifts the data by one bit to the right.
4
EC304.52 to 53
Serial shift and parallel shift registers
• Serial shift register:
In a serial shift register where one bit of
information is shifted into register at a time.
• Parallel shift register:
A shift register where all bits of information are
shifted in simultaneously.
5
EC304.52 to 53
SHIFT LEFT REGISTER
Fig 1
6
EC304.52 to 53
OPERATION
• The input Din sets up the right flip flop.
• Q0 sets the second flip-fop, Q1 the third flip-flop and Q2
the fourth.
• The stored bits move one position to the left when clock
pulse applied.
7
EC304.52 to 53
• Lets us assume the data to be stored in the register
is1101.
• With Din =1, and the bits stored are 0000, all the data
inputs except the one on the right are 0’s. The arrival of
the first clock pulse sets the right most flip-flop.
• The stored word now becomes Q3Q2Q1Q0=0001
Here D1=1 and D0=1
8
EC304.52 to 53
• The next clock pulse sets the second flip-flop. Stored
word now becomes Q3Q2Q1Q0 = 0011.
• Similarly, for 3rd clock pulse Q3Q2Q1Q0 = 0110 (Here do=o)
for 4th clock pulse Q3Q2Q1Q0 = 1101 (Here do=1)
9
EC304.52 to 53
DATA TRANSFER IN LEFT SHIFT REGISTER
Table 1
10
EC304.52 to 53
TIMING DIAGRAM FOR LEFT SHIFT REGISTER
Fig 2
11
EC304.52 to 53
SHIFT RIGHT REGISTER
Fig 3
12
EC304.52 to 53
SHIFT RIGHT REGISTER
• The output of each flip-flop sets the input of the flip-flop to
its right
• On the arrival of the positive clock pulse the stored bits
move one position to the right.
• Lets assume the data to be stored in the register is 1101.
• With Din =1, all the data inputs except the one on the left
are 0’s.
13
EC304.52 to 53
• The first clock pulse sets the flip-flop and the stored word
becomes Q = 1000.
• The second clock pulse causes the bit to move right word
becomes Q = 0100.
• The third clock pulse gives Q = 1010.
• The fourth clock pulse gives Q = 1101.
14
EC304.52 to 53
DATA TRANSFER IN SHIFT RIGHT REGISTER
Table 2
15
EC304.52 to 53
TIMING DIAGRAM OF SHIFT RIGHT REGISTER
Fig 4
16
EC304.52 to 53
UNIVERSAL SHIFT REGISTER
• A register which can be used as shift left, shift right,
parallel out etc is called universal shift register.
• 74194 shit register can be designed to operate in four
distinct modes.
• The universal shift register is reset when the master
reset(MR) input goes LOW.
• The synchronus operation of device is determined by the
two mode select inputs S0 and S1.
17
EC304.52 to 53
MODE CONTROL SELECTION
Mode Control S0 S1
Parallel Load 1 1
Shift Right 1 0
Shift Left 0 1
Inhibit 0 0
Table 3
18
EC304.52 to 53
OPERATION TABLE
Table 4
19
EC304.52 to 53
20
EC304.52 to 53
LOGIC DIAGRAM
Fig 5 21
EC304.52 to 53
TIMING DIAGRAM
Fig 6 22
EC304.52 to 53
SUMMARY
We have discussed about
• Shift register.
• Left shift register.
• Shift right register.
• Universal shift register(IC74194).
23
EC304.52 to 53
Quiz
1. 74194 IC is
a) Shift left register
b) Shift right register
c) Universal shift register
d) Counter
24
EC304.52 to 53
2. A register which can shift its bits towards left is
a) Shift right register
b) Shift left register
c) Parallel-in-parallel out register.
d) None
25
EC304.52 to 53
3) Which of the following flip-flop is widely used in
the design of registers.
a) T-flip-flop
b) D-flip-flop
c) Both a and b
d) None
26
EC304.52 to 53
Frequently Asked Questions
1. Draw and explain the operation of shift lift register.
2. Draw and explain the operation of shift right register
with timing diagram.
3. Draw the circuit of universal shift register 74194 and
list its modes of operation.
4. Explain the working of universal shift register 74194.
27
EC304.52 to 53
