Fetch Decode Execute Cycle
Fetch Decode Execute Cycle
Fetch
During the start of the fetch part of the cycle the contents of the program
counter (which holds the address of the next instruction to be registered) is
placed into the memory address register (MAR).
Next the address is sent from the MAR to the main memory, which is then
copied to the memory data register (MDR) The program counter whilst this
happens increases by 1 to indicate for the next instruction to be executed
The content of the MBR is then copied to the Current Instruction Register
(CIR)
Decode
The contents of the CIR is decoded by the
control unit
Between the end of the execute cycle and the start of the fetch cycle the cycle will be checked
over by the Status register (SR) which will flag any errors.