MICROPROCESSORS AND

MICROCONTROLLERS

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 1
 UNIT-IV

8051 - MICROCONTROLLER

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 2
 TOPICS

 8051 Microcontroller Architecture

 Pin Diagram
 Addressing modes
 Instruction Set and Programs
 8051 Memory and I/O interfacing

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 3
 8051 Microcontroller
Architecture & Applications

• The 8051 Microcontroller was designed in 1980’s by Intel. 

• Developed for embedded system applications.
• Many applications with 8051 microcontroller.
• 8051 Microcontroller Projects have great significance in Engineering
final year.

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 4
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 5
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 6
 FEATURES

• 8-bit CPU
• 4k bytes ROM for the program
• 128 BYTES of RAM for variables
• 32 I/O lines ( 4 PORTS WITH 8 EACH )
• 2 timers
• 1 Serial port
• 6 interrupts
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 7
 Advantages of 8051

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 8
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 9
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 10
 PIN DETAILS

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 11
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 12
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 13
 8051 Block Diagram

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 14
 8051 Programming Model

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 15
 Oscillator Circuit and Timing

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 16
 Program Status Word (PSW)

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 17
 Internal RAM Organization

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 18
 Stack Operation

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 19
 Port Pin Circuits

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 20
 Port Pin Circuits

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 21
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 22
 Addressing Modes

• Direct Addressing Mode

• Indirect Addressing Mode
• Register Instructions
• Register Specific (Register Implicit)
• Immediate Mode
• Indexed Addressing Mode

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 23
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 24
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 25
 8051 Instruction Set

8051 Instructions can be categorized in the following categories:

• 1. Data Transfer Instructions
• 2. Arithmetic Instructions
• 3.Logical Instructions
• 4. Boolean Instructions
• 5. Control Transfer Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 26
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 27
 Data Transfer Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 28
 Data Transfer Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 29
 Data Transfer Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 30
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 31
 Arithmetic Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 32
 Arithmetic Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 33
 Arithmetic Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 34
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 35
 Logical Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 36
 Logical Instructions (Byte Level)

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 37
 Logical Instructions (Bit Level)

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 38
 Logical Instructions

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 39
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 40
 Jump Instruction Range

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 41
 Bit Jumps

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 42
 Byte Jumps

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 43
 Byte Jumps

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 44
 Unconditional Jumps

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 45
 Call and Subroutines

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 46
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 47
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 48
Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 49
 Memory Interfacing

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 50
 External Memory Timing

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 51
 Tutorial
• An 8051 based system requires external memory of four 8 K
bytes of SRAM each and two chips of EPROM of size 4 K
bytes. The EPROM starts at address 0000H. SRAM address
map follows EPROM map. Give the complete memory interface.
• An 8051 based system requires external memory of eight 4 K
bytes of SRAM and four chips of EPROM of size 8 K bytes. The
EPROM starts at address 0000H. SRAM starts at address
0000H. Give the complete memory interface.

Friday, June 17, 2022 Department of Electronics and Communication Engineering, LBRCE 52