Chap1c - BJT Small Signal Modelling (v1.2)
Chap1c - BJT Small Signal Modelling (v1.2)
BJT
BJTSmall
SmallSignal
Signal
Modelling
Modelling
2
INTRODUCTION:TRANSISTOR MODELING
4
VCC
R1 RC
5
Modeling of
BJT begin
HERE!
Ii Transistor small- Io
B signal ac C
R1 RC + equivalent cct
Zi +
E
RS Rc
+ Vi R1 R2
Zo Vo
RS + Vo
Vi R2
VS
- - -
VS
-
6
AC bias analysis :
• Input impedance, Zi
• Output impedance, Zo
• Voltage gain, Av
• Current gain, Ai
+ 600 Ω +
Zi
VS=10mV 1.2 k Ω
Vi Two-port
- system
-
+ Rsense +
Zi
VS=2mV Two-port
Vi=1.2mV
- system
-
Solution:
Vs Vi 2m 1.2m 0.8m
Ii 0.8A
Rsense 1k 1k
Vi 1.2m
Zi 1.5k
Ii 0.8
11
Output Impedance, Zo (few ohms 2M)
IRo For Ro RL
Zo RL Zo become open cct
Zo=Ro
RL
IL IRo
12
Example 6.2: For the system of Fig. below, determine the
level of output impedance
Rsense
Two-port + 20 k Ω
system +
Zo
V=1 V
Vs=0V Vo=680mV -
-
Solution:
V Vo 1 680m 320m
Io 16A
Rsense 20k 20k
Vo 680m
Zo 42.5k
Io 16
13
Example 6.3: For the system of Fig. below, determine Zo
if V=600mV, Rsense=10k and Io=10A
Rsense
Rsource
+
Io +
Vs=0V Two-port Vo V
Zo
system -
-
Solution:
V Vo
Io
Rsense Vo 500m
Zo 50k
Vo V Io Rsense Io 10
600m 10 10k
500mV
14
Example 6.4: Using the Zo obtained in example 6.3,
determine IL for the configuration of Fig below if
RL=2.2 k and Iamplifier=6 mA.
Solution:
Iamplifier
IL Current divider rule :
IRo Zo(Iamplifier)
RL
IL
Zo=Ro Zo RL
50k (6m)
50k 2.2k
5.747mA
15
Voltage Gain, AV
16
By referring the network below the analysis are:
no load
Rsource
Vo
+ + + Av NL RL Ω (open cct)
VS Zi
AvNL Vo
Vi
Vi
-
- -
17
Example 6.5: For the BJT amplifier of fig. below,
determine: a)Vi b) Ii c) Zi d) Avs
Rs Solution :
+ Vo
+ 1.2 kΩ
Zi
+
BJT amplifier a) AvNL
VS=40mV AvNL=320 Vo=7.68V
Vi
Vi Vo 7.68
-
- - Vi 24mV
AvNL 320
Vs - Vi 40m 24m
b) Ii 13.33A
Rs 1 .2 k
Rs Rsource
Vi 24m
c) Zi 1.8k
Ii 13.33
Zi 1.8k
d) Avs AvNL (320) 192
Zi Rs 1.8k 1.2k
18
Current Gain, Ai
Io Vo / RL VoZi Zi
Ai Ai Av
Ii Vi / Zi ViRL RL
19
re TRANSISTOR MODEL
Common-Base Configuration
20
Ic Ie
C E
25mV
re I E is the DC level of
I E(dc)
B B
emitter current
Common-base BJT transistor - pnp
Vs=0V re Ic 0A
b b
Ie Ic
e c
isolation Determining Zo for common-base
re Ic α Ie part,
b b Zi=re Zo
21
common-base re equivalent cct
The common-base characteristics
22
Ie BJT common-base
transistor amplifier Ic α Ie Io
e c
+
+
Vi re Zo RL
Zi Vo
-
- b b
Vo IoRL Ic RL IeRL
Vi IeZi Iere
Voltage gain,
Vo IeRL RL
Av Av
RL
Vi Iere re re
23
Ie BJT common-base
transistor amplifier Ic α Ie Io
e c
+
+
Vi re Zo RL
Zi Vo
-
- b b
Io Ic Ie
Ai
Ii Ie Ie
Current gain,
Ai 1
24
Example 6.6: For a common-base configuration in figure
below with IE=4mA, =0.98 and AC signal of 2mV is
applied between the base and emitter terminal:
a) Determine the Zi b) Calculate Av if RL=0.56k
c) Find Zo and Ai
Ie Ic
e c
re Ic α Ie
b b
25
Solution:
26m 26m
a) Zi re 6.5
IE 4m
RL 0.98(0.56k )
b) Av 84.43
re 6.5
c) Zo Ω
Io
Ai 0.98
Ii
26
CB equivalent model
27
Example 6.7: For a common-base configuration in previous
example with Ie=0.5mA, =0.98 and AC signal of 10mV is
applied, determine:
a) Zi b) Vo if RL=1.2k c) Av d)Ai e) Ib
Solution :
d) Ai 0.98
Vi 10m
a) Zi 20 e) Ib Ie - Ic
Ie 0.5m
b) Vo IcRL IeRL Ie - Ie
0.98(0.5m)(1.2k) 0.5m(1 )
588mV 0.5m(1 0.98)
10A
Vo 588m
c) Av 58.8
Vi 10m
28
Common-Emitter Configuration
Input Output
Base & Emitter terminal Collector & Emitter terminal
29
c
C
Ic
Ic
Ic Ib
Ib
b
Ib
B
E E
e e
common-emitter BJT transistor
re model npn common-emitter configuration
Vi
Zi (1)
Ii
c
Vi Vbe Iere Ibre and
Ic
subtitute into (1) gives Ic Ib
Ii=Ib
b
Vbe Ibre
Zi + + Ie
Ib Ib Vi Vbe re
Zi re -
e - e
31
The output graph
32
Output impedance Zo
Ii=Ib = 0A
b c
Vs=0V Ib 0A
ro
Zo
𝛽re𝑟 𝑒
e e
Zo ro
if ro is ignored thus the
Zo Ω (open cct, high impedance)
33
Ii=Ib BJT common-emitter Io Ic Ib
transistor amplifier Io
e c
+
+
Vi 𝛽 𝑟r𝑒e Zo RL
Zi re Vo
-
- b b
RL
Av
re 34
Example 6.8: Given =120 and IE(dc)=3.2mA for a common-
emitter configuration with ro= , determine:
RL 2k
b)Av 246.15
re 8.125
Io
c) Ai 120
Ii
35
Example 6.9: Using the npn common-emitter configuration,
determine the following if =80, IE(dc)=2 mA and ro=40 k
a) Zi b) Ai if RL =1.2k c) Av if RL=1.2k
Ii=Ib
b c Solution :
Io
26m 26m
Ib a) re 13
r𝛽e𝑟 𝑒 ro RL IE 2m
Zi re 80(13) 1.04k
e
re model for the C-E transistor configuration
36
Solution (cont)
Io IL
b)Ai
Ii Ib
ro(Ib)
IL
ro RL
ro ( Ib)
ro RL ro 40k
Ai (80)
Ib ro RL 40k 1.2k
77.67
RL ro 1.2k 40k
c)Av 89.6
re 13
37
Hybrid Equivalent Model
38
Hybrid Equivalent Model
The hybrid parameters: hie, hre, hfe, hoe are developed and used to model the transistor.
These parameters can be found in a specification sheet for a transistor.
39
Determination of parameter
40
General h-Parameters for any
Transistor Configuration
= input resistance
= reverse transfer voltage ratio ()
= forward transfer current ratio ()
= output conductance
41
CE hybrid equivalent circuit
42
CB hybrid equivalent circuit
43
Simplified General h-Parameter Model
The model can be simplified based on these approximations:
Simplified
44
Common-Emitter re vs. h-Parameter Model
45
Common-Emitter h-Parameters
hie re
h fe ac
46
Common-Base re vs. h-Parameter Model
47
Common-Base h-Parameters
hib re
h fb 1
48
Summary
Common-Emitter Fixed-Bias
Configuration
The input is applied to the base
The output is taken from the
collector
High input impedance
Low output impedance
High voltage and current gain
Phase shift between input and
output is 180
Summary
Common-Emitter
Fixed-Bias
Configuration
AC equivalent
re,model
Summary
Common-Emitter
Fixed-Bias
Calculations
𝑍 𝑖 =𝑅 𝐵 ∥ 𝛽 𝑟 𝑒
Input
Z i βre RE 10 βre
Io βRB ro
impedance: Ai
I i (ro RC )(RB βre )
Zo RC||rO Current gain:
Output Zo RC
Ai β ro 10 RC , RB 10 βr e
ro 10 RC
impedance:
Vo (R ||r )
Av C o
Vi re Zi
Voltage gain: Current gain Ai AV
RC RC
Av
re
ro 10 RC
from voltage gain:
Summary
Common-Emitter Emitter-Bias
Configuration
Summary
Impedance Calculations
Input impedance:
Zi RB || Zb
Zb re ( 1)RE
Zb (re RE )
Zb RE
Output impedance:
Zo RC
Summary
Gain Calculations
Voltage gain:
Vo R
Av C
Vi Zb
Vo RC
Av Z b (re RE )
Vi re RE
Vo R
Av C Z b RE
Vi RE
Emitter-Follower Configuration
Impedance
Calculations
Input impedance:
Zi RB ||Z b
Zb βre (β 1)RE
Zb β(re RE )
Zb βRE
Zo RE||re
Output impedance: Zo re RE re
Summary
Gain Calculations
Voltage gain:
Vo RE
Av
Vi RE re
Vo
Av 1 RE re , RE re RE
Vi
Current gain:
βRB
Ai
RB Z b
Zi
Current gain from voltage gain: Ai Av
RE
Summary
Common-Base Configuration
The input is applied to the emitter
Calculations
Input impedance:
Z i RE || re
Output impedance:
Zo RC
Voltage gain:
Vo RC RC
Av
Vi re re
Current gain:
Io
Ai 1
Ii
Summary
Calculations
re
Zi
Input impedance: 1 RC
β RF
Output impedance: Zo RC || RF
Vo R
Voltage gain: Av C
Vi re
Current gain:
Io βRF
Ai
Ii RF βRC
Io R
Ai F
Ii RC
Summary
Collector DC Feedback
Configuration
This is a variation of the common-
emitter, fixed-bias configuration
• The input is applied to the
base
• The output is taken from
the collector
• There is a 180 phase shift
between input and output
Summary
Calculations
Input impedance:
re
Zi
1 RC
β RF
Output impedance:
Zo RC||RF
Voltage gain: Ai
Io
RF
Ii RF RC
Av
Vo R
C Current gain: Io R
Vi re Ai F
Ii RC