Scribd
Upload
407 views

VLSI Physical Design

This document outlines the contents of a course on VLSI physical design. It includes 5 units that cover topics like standard cells, transistor sizing, floorplanning, placement, routing, verification, and testing. Textbooks and reference books on physical design and implementation are also listed. The course aims to introduce different types of ASICs and the overall ASIC design flow.

Uploaded by

Pinjare Sampatrao L
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
407 views

VLSI Physical Design

This document outlines the contents of a course on VLSI physical design. It includes 5 units that cover topics like standard cells, transistor sizing, floorplanning, placement, routing, verification, and testing. Textbooks and reference books on physical design and implementation are also listed. The course aims to introduce different types of ASICs and the overall ASIC design flow.

Uploaded by

Pinjare Sampatrao L
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 7

VLSI Physical DESIGN

Session-I

Introduction
Dr. S. L. Pinjare
[email protected]
[email protected]

1
VLSI Physical DESIGN

COURSE CONTENTS
• UNIT-1 (11Hrs)
– Introduction: Different types of ASICS, Full Custom ASICs,
Semi-custom ASICS, Standard Cell based ASIC, Gate array
based ASIC, Programmable logic device, FPGA, ASIC design
flow, Overview of CAD tools. MOS Design Rules Libraries,
Standard Cells, Transistor Sizing, Input-Output Pads, Library
Characterization,
– Libraries 1.1 Standard Cells 1.2 Transistor Sizing Input-Output
Pads Library Characterization
–

2
VLSI Physical DESIGN

• UNIT-2 (11Hrs)
– Logic synthesis fundamentals,
– Functional and timing verification Physical Design, (Chapter 5)
– Floor planning, Technology File, Circuit Description, Design
Constraints, Design Planning, Pad Placement, Power Planning,
Macro Placement, Clock Planning (Chapter 2)

UNIT-3 (10Hrs)
– Placement: Global Placement, Detail Placement, Clock Tree
Synthesis, Power Analysis, (Chapter 3)

3
VLSI Physical DESIGN

• UNIT-4 (10Hrs)
– Routing: Special Routing, Global Routing, Detailed Routing,
Extraction(Chapter 4)
– Physical Verification, DRC.
Verification: Functional Verification, Timing Verification,
Physical Verification (Chapter 5)
• UNIT-5 (10Hrs)
– Overview of DFT: BIST, Scan insertion, JTAG, Types of Fault,
ATPG, Boundary Scan.
Chapter 6: Testing :Functional Test Scan Test
Boundary Scan Test Fault Detection Parametric Test
Current and Very Low-level Voltage Test Wafer
Acceptance Test Memory Test

4
VLSI Physical DESIGN

• TEXT BOOKS
1. Physical Design Essentials: An ASIC Design
Implementation Perspective;
Khosrow Golshan, Springer 2007
2. Michael John Sebastian Smith; Application-Specific
Integrated Circuits;
Addison Wesley, 1997.

5
VLSI Physical DESIGN

• REFERENCE BOOKS
1. Andrew B. Kahng, Jens Lienig, Igor L. Markov and Jin Hu;
VLSI Physical Design: From Graph Partitioning to Timing
Closure, Springer 2011
2. M.Sarrafzadeh; C.K. Wong;
Introduction to VLSI Physical Design; McGraw-Hill, 1996.
3. Naved A. Sherwani,
Algorithms for VLSI Physical Design Automation, 3rd Edn.,
Springer (India) Pvt. Ltd., 2005
4. Gerez,
Algorithms for VLSI Design Automation, Wiley India Pvt. Ltd.,
New Delhi,
5. J. Bhasker Rakesh Chadha,
Static Timing Analysis for Nanometer Designs A Practical
Approach Springer 2009.
6
VLSI Physical DESIGN

Chapter 6: 199
x Contents
xi
6.10 Summary
202

You might also like