CSCE 612: VLSI System Design: Instructor: Jason D. Bakos
CSCE 612: VLSI System Design: Instructor: Jason D. Bakos
VLSI Design
What is VLSI?
Very Large Scale Integration
Defines integration level
1980s hold-over from outdated taxonomy for integration levels
Obviously influenced from frequency bands, i.e. HF, VHF, UHF
Integrated Circuits/MEMs
Today, VLSI refers to systems impl. w/integrated circuits
Integrated circuit refers mostly to general manufacturing
technique
micro/nano-scale devices on a semiconductor (crystalline) substrate
Formed using chemical/lithography processing
Chips
Integrated circuits consist of:
A small square or rectangular die, < 1mm thick
Small die: 1.5 mm x 1.5 mm => 2.25 mm2
Large die: 15 mm x 15 mm => 225 mm2
VLSI Design
Draw polygons that represent layers deposited on the substrate
More of an art than science
Scale:
approximately
10 um x 10 um
VLSI Design
Manual layout design is obviously not practical
Design complexity:
Manually drawing layout for a billion transistors would take too long
Even if we could
How to verify (test) designs for functionality, speed, power, etc.?
EDA Tools
Conclusion:
This course is about using design tools to manage design
complexity of VLSI systems
Only way to learn tools: practice and work with tools
individually
Must teach IC fundamentals, but prevent course from
becoming semiconductor theory, analog electronics, circuits, or
digital logic course
Target large-scale integration and EDA
Reach good balance between fundamental IC theory and automated largescale design methodology
Course Overview
This course is called VLSI System Design
Focus on large-scale system design (CAD tools)
CAD tools manage design and verification complexity
What we have
Latest, most advanced CAD tools in the EDA industry
Three primary players
EDA Tools
Big companies, lots of money, 40 years of integrated circuit
design experience, conferences, journals, powerful PCs
whats the problem?
IC CAD tools are difficult to use
EDA Tools
Cadence tools
IC-Tools => IC5141 package (Linux)
Collection of tools managed by Design Framework II (dfII)
Synopsys
Design Compiler (Linux)
Mentor
HDL Designer (Linux)
VLSI System Design 11
Circuit Sim
Digital cell library
design
process
info, cell
abstracts
Cadence AbGen
Cadence IC-Tools
Characterization
Cadence IC-Tools
char. info
Cadence SignalStorm
Design
Specification
Synthesis
VHDL
Synopsys Design
Analyzer
Behavioral Simulation
Mentor ModelSim
Mentor ModelSim
Place-and-Route
Verilog
Cadence First
Encounter
Interconnect Timing
Simulation
Mentor ModelSim
Course Organization
Course will be divided into
units
Introduction: IC design
and fabrication
fundamentals
Lectures
Assignments from textbook
VHDL Design
Lectures on VHDL
Tutorial: Mentor HDL
Designer
Design project
Logic Synthesis
Place-and-route
Course project
Teams?
Design?
Fabrication?