MODULE 1 Introduction To Microcontroller Lecture Notes. 16864943067690
MODULE 1 Introduction To Microcontroller Lecture Notes. 16864943067690
OVERVIEW
It has many instructions to move data between It has few instructions to move data between
memory and CPU memory and CPU
Less number of pins are multifunctional More number of pins are multifunctional
Single memory map for data and code Separate memory map for data and code
(program) (program)
Access time for memory and IO are more Less access time for built in memory and IO.
More flexible in the design point of view Less flexible since the additional circuits which is
residing inside the microcontroller is fixed for a
particular microcontroller
Large number of instructions with flexible Limited number of instructions with few
addressing modes addressing modes
RISC AND CISC CPU ARCHITECTURES
Microcontrollers with small instruction set are called reduced instruction set computer
(RISC) machines and those with complex instruction set are called complex instruction
set computer (CISC). Intel 8051 is an example of CISC machine whereas microchip PIC
18F87X is an example of RISC machine.
RISC CISC
Only load/store instructions are used to access In additions to load and store instructions,
memory memory access is possible with other
instructions also.
It uses single memory space for both It has separate program memory and data
instructions and data. memory
It is not possible to fetch instruction code and Instruction code and data can be fetched
data simultaneously
Execution of instruction takes more machine Execution of instruction takes less machine
cycle cycle
Also known as control flow or control driven Also known as data flow or data driven
computers computers
Simplifies the chip design because of single Chip design is complex due to separate memory
memory space space
Microcontroller manufacturers have been competing for a long time for attracting
choosy customers and every couple of days a new chip with a higher operating
frequency, more memory and upgraded A/D converters appeared on the market.
However, most of them had the same or at least very similar architecture known in
the world of microcontrollers as “8051 compatible”. What is all this about?
The whole story has its beginnings in the far 80s when Intel launched the first series
of microcontrollers called the MCS 051. Even though these microcontrollers had
quite modest features in comparison to the new ones, they conquered the world
very soon and became a standard for what nowadays is called the microcontroller.
The main reason for their great success and popularity is a skillfully chosen
configuration which satisfies different needs of a large number of users allowing at
the same time constant expansions (refers to the new types of microcontrollers).
Besides, the software has been developed in great extend in the meantime, and it
simply was not profitable to change anything in the microcontroller’s basic core.
This is the reason for having a great number of various microcontrollers which
basically are solely upgraded versions of the 8051 family. What makes this
microcontroller so special and universal so that almost all manufacturers all over
the world manufacture it today under different name?
2 Pinout Description
Pins 1-8: Port 1 Each of these pins can be configured as an input or an output.
Pin 9: RS A logic one on this pin disables the microcontroller and clears the
contents of most registers. In other words, the positive voltage on this pin resets the
microcontroller. By applying logic zero to this pin, the program starts execution
from the beginning.
Pins10-17: Port 3 Similar to port 1, each of these pins can serve as general input or
output. Besides, all of them have alternative functions:
Pin 18, 19: X2, X1 Internal oscillator input and output. A quartz crystal which
specifies operating frequency is usually connected to these pins. Instead of it,
miniature ceramics resonators can also be used for frequency stability. Later
versions of microcontrollers operate at a frequency of 0 Hz up to over 50 Hz.
Pin 21-28: Port 2 If there is no intention to use external memory then these port
pins are configured as general inputs/outputs. In case external memory is used, the
higher address byte, i.e. addresses A8-A15 will appear on this port. Even though
memory with capacity of 64Kb is not used, which means that not all eight port bits
are used for its addressing, the rest of them are not available as inputs/outputs.
Pin 29: PSEN If external ROM is used for storing program then a logic zero (0)
appears on it every time the microcontroller reads a byte from memory.
Pin 30: ALE Prior to reading from external memory, the microcontroller puts the
lower address byte (A0-A7) on P0 and activates the ALE output. After receiving
signal from the ALE pin, the external register (usually 74HCT373 or 74HCT375 add-
on chip) memorizes the state of P0 and uses it as a memory chip address.
Immediately after that, the ALU pin is returned its previous logic state and P0 is now
used as a Data Bus. As seen, port data multiplexing is performed by means of only
one additional (and cheap) integrated circuit. In other words, this port is used for
both data and address transmission.
Pin 31: EA By applying logic zero to this pin, P2 and P3 are used for data and
address transmission with no regard to whether there is internal memory or not. It
means that even there is a program written to the microcontroller, it will not be
executed. Instead, the program written to external ROM will be executed. By
applying logic one to the EA pin, the microcontroller will use both memories, first
internal then external (if exists).
Pin 32-39: Port 0 Similar to P2, if external memory is not used, these pins can be
used as general inputs/outputs. Otherwise, P0 is configured as address output (A0-
A7) when the ALE pin is driven high (1) or as data output (Data Bus) when the ALE
pin is driven low (0).
All 8051 microcontrollers have 4 I/O ports each comprising 8 bits which can be
configured as inputs or outputs. Accordingly, in total of 32 input/output pins
enabling the microcontroller to be connected to peripheral devices are available for
use.
Input/Output
Figure above illustrates a simplified schematic of all circuits within the
microcontroler connected to one of its pins. It refers to all the pins except those of
the P0 port which do not have pull-up resistors built-in.
Output pin
A logic zero (0) is applied to a bit of the P register. The output FE transistor is
turned on, thus connecting the appropriate pin to ground.
Input pin
A logic one (1) is applied to a bit of the P register. The output FE transistor is turned
off and the appropriate pin remains connected to the power supply voltage over a
pull-up resistor of high resistance.
Logic state (voltage) of any pin can be changed or read at any moment. A logic zero
(0) and logic one (1) are not equal. A logic one (0) represents a short circuit to
ground. Such a pin acts as an output.
A logic one (1) is “loosely” connected to the power supply voltage over a resistor of
high resistance. Since this voltage can be easily “reduced” by an external signal, such
a pin acts as an input.
Port 0
The P0 port is characterized by two functions. If external memory is used then the
lower address byte (addresses A0-A7) is applied on it. Otherwise, all bits of this port
are configured as inputs/outputs.
power supply, pins of this port have this resistor left out. This apparently small
difference has its consequences:
If any pin of this port is configured as an input then it acts as if it “floats”. Such an
input has unlimited input resistance and indetermined potential.
When the pin is configured as an output, it acts as an “open drain”. By applying logic
0 to a port bit, the appropriate pin will be connected to ground (0V). By applying
logic 1, the external output will keep on “floating”. In order to apply logic 1 (5V) on
this output pin, it is necessary to built in an external pull-up resistor.
Only in case P0 is used for addressing external memory, the microcontroller will
provide internal power supply source in order to supply its pins with logic one.
There is no need to add external pull-up resistors.
Port 1
P1 is a true I/O port, because it doesn't have any alternative functions as is the case
with P0, but can be cofigured as general I/O only. It has a pull-up resistor built-in
and is completely compatible with TTL circuits.
Port 2
P2 acts similarly to P0 when external memory is used. Pins of this port occupy
addresses intended for external memory chip. This time it is about the higher
address byte with addresses A8-A15. When no memory is added, this port can be
used as a general input/output port showing features similar to P1.
Port 3
All port pins can be used as general I/O, but they also have an alternative function.
In order to use these alternative functions, a logic one (1) must be applied to
appropriate bit of the P3 register. In tems of hardware, this port is similar to P0,
with the difference that its pins have a pull-up resistor built-in.
When configured as outputs (logic zero (0)), single port pins can receive a current of
10mA. If all 8 bits of a port are active, a total current must be limited to 15mA (port
P0: 26mA). If all ports (32 bits) are active, total maximum current must be limited to
71mA. When these pins are configured as inputs (logic 1), built-in pull-up resistors
provide very weak current, but strong enough to activate up to 4 TTL inputs of LS
series.
As seen from description of some ports, even though all of them have more or less
similar architecture, it is necessary to pay attention to which of them is to be used
for what and how.
For example, if they shall be used as outputs with high voltage level (5V), then P0
should be avoided because its pins do not have pull-up resistors, thus giving low
logic level only. When using other ports, one should have in mind that pull-up
resistors have a relatively high resistance, so that their pins can give a current of
several hundreds microamperes only.
4 Memory Organization
The 8051 has two types of memory and these are Program Memory and Data
Memory. Program Memory (ROM) is used to permanently save the program being
executed, while Data Memory (RAM) is used for temporarily storing data and
intermediate results created and used during the operation of the microcontroller.
Depending on the model in use (we are still talking about the 8051 microcontroller
family in general) at most a few Kb of ROM and 128 or 256 bytes of RAM is used.
However…
All 8051 microcontrollers have a 16-bit addressing bus and are capable of
addressing 64 kb memory. It is neither a mistake nor a big ambition of engineers
who were working on basic core development. It is a matter of smart memory
organization which makes these microcontrollers a real “programmers’ goody“.
Program Memory
The first models of the 8051 microcontroller family did not have internal program
memory. It was added as an external separate chip. These models are recognizable
by their label beginning with 803 (for example 8031 or 8032). All later models have
a few Kbyte ROM embedded. Even though such an amount of memory is sufficient
for writing most of the programs, there are situations when it is necessary to use
additional memory as well. A typical example are so called lookup tables. They are
used in cases when equations describing some processes are too complicated or
when there is no time for solving them. In such cases all necessary estimates and
approximates are executed in advance and the final results are put in the tables
(similar to logarithmic tables).
How does the microcontroller handle external memory depends on the EA pin logic
state:
EA=0 In this case, the microcontroller completely ignores internal program memory
and executes only the program stored in external memory.
EA=1 In this case, the microcontroller executes first the program from built-in ROM,
then the program stored in external memory.
In both cases, P0 and P2 are not available for use since being used for data and
address transmission. Besides, the ALE and PSEN pins are also used.
Data Memory
As already mentioned, Data Memory is used for temporarily storing data and
intermediate results created and used during the operation of the microcontroller.
Besides, RAM memory built in the 8051 family includes many registers such as
hardware counters and timers, input/output ports, serial data buffers etc. The
previous models had 256 RAM locations, while for the later models this number was
incremented by additional 128 registers. However, the first 256 memory locations
(addresses 0-FFh) are the heart of memory common to all the models belonging to
the 8051 family. Locations available to the user occupy memory space with
addresses 0-7Fh, i.e. first 128 registers. This part of RAM is divided in several
blocks.
The first block consists of 4 banks each including 8 registers denoted by R0-R7.
Prior to accessing any of these registers, it is necessary to select the bank containing
it. The next memory block (address 20h-2Fh) is bit- addressable, which means that
each bit has its own address (0-7Fh). Since there are 16 such registers, this block
contains in total of 128 bits with separate addresses (address of bit 0 of the 20h byte
is 0, while address of bit 7 of the 2Fh byte is 7Fh). The third group of registers
occupy addresses 2Fh-7Fh, i.e. 80 locations, and does not have any special functions
or features.
Additional RAM
In order to satisfy the programmers’ constant hunger for Data Memory, the
manufacturers decided to embed an additional memory block of 128 locations into
the latest versions of the 8051 microcontrollers. However, it’s not as simple as it
seems to be… The problem is that electronics performing addressing has 1 byte (8
bits) on disposal and is capable of reaching only the first 256 locations, therefore. In
order to keep already existing 8-bit architecture and compatibility with other
existing models a small trick was done.
What does it mean? It means that additional memory block shares the same
addresses with locations intended for the SFRs (80h- FFh). In order to differentiate
between these two physically separated memory spaces, different ways of
addressing are used. The SFRs memory locations are accessed by direct addressing,
while additional RAM memory locations are accessed by indirect addressing.
Memory expansion
From the user’s point of view, everything works quite simply when properly
connected because most operations are performed by the microcontroller itself. The
8051 microcontroller has two pins for data read RD#(P3.7) and PSEN#. The first
one is used for reading data from external data memory (RAM), while the other is
used for reading data from external program memory (ROM). Both pins are active
low. A typical example of memory expansion by adding RAM and ROM chips
(Hardward architecture), is shown in figure above.
Even though additional memory is rarely used with the latest versions of the
microcontrollers, we will describe in short what happens when memory chips are
connected according to the previous schematic. The whole process described below
is performed automatically.
Similar occurs when it is necessary to read location from external RAM. Addressing
is performed in the same way, while read and write are performed via signals
appearing on the control outputs RD (is short for read) or WR (is short for write).
Addressing
While operating, the processor processes data as per program instructions. Each
instruction consists of two parts. One part describes WHAT should be done, while
the other explains HOW to do it. The latter part can be a data (binary number) or the
address at which the data is stored. Two ways of addressing are used for all 8051
microcontrollers depending on which part of memory should be accessed:
Direct Addressing
Since the address is only one byte in size (the largest number is 255), only the first
255 locations of RAM can be accessed this way. The first half of RAM is available for
use, while another half is reserved for SFRs.
Indirect Addressing
Indirect addressing is only used for accessing RAM locations available for use (never
for accessing SFRs). This is the only way of accessing all the latest versions of the
microcontrollers with additional memory block (128 locations of RAM). Simply put,
when the program encounters instruction including “@” sign and if the specified
address is higher than 128 ( 7F hex.), the processor knows that indirect addressing
is used and skips memory space reserved for SFRs.
MOV A,@R0; Means: Store the value from the register whose address is in the R0
register
into accumulator
On indirect addressing, registers R0, R1 or Stack Pointer are used for specifying 8-
bit addresses. Since only 8 bits are avilable, it is possible to access only registers of
internal RAM this way (128 locations when speaking of previous models or 256
locations when speaking of latest models of microcontrollers). If an extra memory
chip is added then the 16-bit DPTR Register (consisting of the registers DPTRL and
DPTRH) is used for specifying address. In this way it is possible to access any
location in the range of 64K.
Special Function Registers (SFRs) are a sort of control table used for running and
monitoring the operation of the microcontroller. Each of these registers as well as
each bit they include, has its name, address in the scope of RAM and precisely
defined purpose such as timer control, interrupt control, serial communication
control etc. Even though there are 128 memory locations intended to be occupied by
them, the basic core, shared by all types of 8051 microcontrollers, has only 21 such
registers. Rest of locations are intensionally left unoccupied in order to enable the
manufacturers to further develop microcontrollers keeping them compatible with
the previous versions. It also enables programs written a long time ago for
microcontrollers which are out of production now to be used today.
A Register (Accumulator)
B Register
Multiplication and division can be performed only upon numbers stored in the A
and B registers. All other instructions in the program can use this register as a spare
accumulator (A).
During the process of writing a program, each register is called by its name so that
their exact addresses are not of importance for the user. During compilation, their
names will be automatically replaced by appropriate addresses.
R Registers (R0-R7)
This is a common name for 8 general-purpose registers (R0, R1, R2 ...R7). Even
though they are not true SFRs, they deserve to be discussed here because of their
purpose. They occupy 4 banks within RAM. Similar to the accumulator, they are
used for temporary storing variables and intermediate results during operation.
Which one of these banks is to be active depends on two bits of the PSW Register.
Active bank is a bank the registers of which are currently used.
The following example best illustrates the purpose of these registers. Suppose it is
necessary to perform some arithmetical operations upon numbers previously
stored in the R registers: (R1+R2) - (R3+R4). Obviously, a register for temporary
storing results of addition is needed. This is how it looks in the program:
PSW register is one of the most important SFRs. It contains several status bits that
reflect the current state of the CPU. Besides, this register contains Carry bit,
Auxiliary Carry, two register bank select bits, Overflow flag, parity bit and user-
definable status flag.
P - Parity bit. If a number stored in the accumulator is even then this bit will be
automatically set (1), otherwise it will be cleared (0). It is mainly used during data
transmit and receive via serial communication.
OV Overflow occurs when the result of an arithmetical operation is larger than 255
and cannot be stored in one register. Overflow condition causes the OV bit to be set
(1). Otherwise, it will be cleared (0).
RS0, RS1 - Register bank select bits. These two bits are used to select one of four
register banks of RAM. By setting and clearing these bits, registers R0-R7 are stored
in one of four banks of RAM.
CY - Carry Flag is the (ninth) auxiliary bit used for all arithmetical operations and
shift instructions.
DPTR register is not a true one because it doesn't physically exist. It consists of two separate
registers: DPH (Data Pointer High) and (Data Pointer Low). For this reason it may be
treated as a 16-bit register or as two independent 8-bit registers. Their 16 bits are
primarly used for external memory addressing. Besides, the DPTR Register is
usually used for storing data and intermediate results.
A value stored in the Stack Pointer points to the first free stack address and permits
stack availability. Stack pushes increment the value in the Stack Pointer by 1.
Likewise, stack pops decrement its value by 1. Upon any reset and power-on, the
value 7 is stored in the Stack Pointer, which means that the space of RAM reserved
for the stack starts at this location. If another value is written to this register, the
entire Stack is moved to the new memory location.
If neither external memory nor serial communication system are used then 4 ports
with in total of 32 input/output pins are available for connection to peripheral
environment. Each bit within these ports affects the state and performance of
appropriate pin of the microcontroller. Thus, bit logic state is reflected on
appropriate pin as a voltage (0 or 5 V) and vice versa, voltage on a pin reflects the
state of appropriate port bit.
As mentioned, port bit state affects performance of port pins, i.e. whether they will
be configured as inputs or outputs. If a bit is cleared (0), the appropriate pin will be
configured as an output, while if it is set (1), the appropriate pin will be configured
as an input. Upon reset and power-on, all port bits are set (1), which means that all
appropriate pins will be configured as inputs.
I/O ports are directly connected to the microcontroller pins. Accordingly, logic state
of these registers can be checked by voltmeter and vice versa, voltage on the pins
can be checked by inspecting their bits!
As you already know, the microcontroller oscillator uses quartz crystal for its
operation. As the frequency of this oscillator is precisely defined and very stable,
pulses it generates are always of the same width, which makes them ideal for time
measurement. Such crystals are also used in quartz watches. In order to measure
time between two events it is sufficient to count up pulses coming from this
oscillator. That is exactly what the timer does. If the timer is properly programmed,
the value stored in its register will be incremented (or decremented) with each
coming pulse, i.e. once per each machine cycle. A single machine-cycle instruction
lasts for 12 quartz oscillator periods, which means that by embedding quartz with
oscillator frequency of 12MHz, a number stored in the timer register will be
changed million times per second, i.e. each microsecond.
The 8051 microcontroller has 2 timers/counters called T0 and T1. As their names
suggest, their main purpose is to measure time and count external events. Besides,
they can be used for generating clock pulses to be used in serial communication, so
called Baud Rate.
Timer T0
As seen in figure below, the timer T0 consists of two registers – TH0 and TL0
representing a low and a high byte of one 16-digit binary number.
Accordingly, if the content of the timer T0 is equal to 0 (T0=0) then both registers it
consists of will contain 0. If the timer contains for example number 1000 (decimal),
then the TH0 register (high byte) will contain the number 3, while the TL0 register
(low byte) will contain decimal number 232.
Since the timer T0 is virtually 16-bit register, the largest value it can store is 65 535.
In case of exceeding this value, the timer will be automatically cleared and counting
starts from 0. This condition is called an overflow. Two registers TMOD and TCON
are closely connected to this timer and control its operation.
The TMOD register selects the operational mode of the timers T0 and T1. As seen in
figure below, the low 4 bits (bit0 - bit3) refer to the timer 0, while the high 4 bits
(bit4 - bit7) refer to the timer 1. There are 4 operational modes and each of them is
described herein.
GATE0 enables and disables Timer 1 using a signal brought to the INT0 pin
(P3.2):
o 1 - Timer 0 operates only if the INT0 bit is set.
o 0 - Timer 0 operates regardless of the logic state of the INT0 bit.
C/T0 selects pulses to be counted up by the timer/counter 0:
o 1 - Timer counts pulses brought to the T0 pin (P3.4).
o 0 - Timer counts pulses from internal oscillator.
T0M1,T0M0 These two bits select the oprtaional mode of the Timer 0.
This is one of the rarities being kept only for the purpose of compatibility with the
previuos versions of microcontrollers. This mode configures timer 0 as a 13-bit
timer which consists of all 8 bits of TH0 and the lower 5 bits of TL0. As a result, the
Timer 0 uses only 13 of 16 bits. How does it operate? Each coming pulse causes the
lower register bits to change their states. After receiving 32 pulses, this register is
loaded and automatically cleared, while the higher byte (TH0) is incremented by 1.
This process is repeated until registers count up 8192 pulses. After that, both
registers are cleared and counting starts from 0.
Mode 1 configures timer 0 as a 16-bit timer comprising all the bits of both registers
TH0 and TL0. That's why this is one of the most commonly used modes. Timer
operates in the same way as in mode 0, with difference that the registers count up to
65 536 as allowable by the 16 bits.
Mode 2 configures timer 0 as an 8-bit timer. Actually, timer 0 uses only one 8-bit
register for counting and never counts from 0, but from an arbitrary value (0-255)
stored in another (TH0) register.
The following example shows the advantages of this mode. Suppose it is necessary
to constantly count up 55 pulses generated by the clock.
If mode 1 or mode 0 is used, It is necessary to write the number 200 to the timer
registers and constantly check whether an overflow has occured, i.e. whether they
reached the value 255. When it happens, it is necessary to rewrite the number 200
and repeat the whole procedure. The same procedure is automatically performed by
the microcontroller if set in mode 2. In fact, only the TL0 register operates as a
timer, while another (TH0) register stores the value from which the counting starts.
When the TL0 register is loaded, instead of being cleared, the contents of TH0 will
be reloaded to it. Referring to the previous example, in order to register each 55th
pulse, the best solution is to write the number 200 to the TH0 register and configure
the timer to operate in mode 2.
Mode 3 configures timer 0 so that registers TL0 and TH0 operate as separate 8-bit
timers. In other words, the 16-bit timer consisting of two registers TH0 and TL0 is
split into two independent 8-bit timers. This mode is provided for applications
requiring an additional 8-bit timer or counter. The TL0 timer turns into timer 0,
while the TH0 timer turns into timer 1. In addition, all the control bits of 16-bit
Timer 1 (consisting of the TH1 and TL1 register), now control the 8-bit Timer 1.
Even though the 16-bit Timer 1 can still be configured to operate in any of modes
(mode 1, 2 or 3), it is no longer possible to disable it as there is no control bit to do
it. Thus, its operation is restricted when timer 0 is in mode 3.
The only application of this mode is when two timers are used and the 16-bit Timer
1 the operation of which is out of control is used as a baud rate generator.
TCON register is also one of the registers whose bits are directly in control of timer
operation.
Only 4 bits of this register are used for this purpose, while rest of them is used for
interrupt control to be discussed later.
In order to use timer 0, it is first necessary to select it and configure the mode of its
operation. Bits of the TMOD register are in control of it:
Referring to figure above, the timer 0 operates in mode 1 and counts pulses
generated by internal clock the frequency of which is equal to 1/12 the quartz
frequency.
Turn on the timer:
The TR0 bit is set and the timer starts operation. If the quartz crystal with frequency
of 12MHz is embedded then its contents will be incremented every microsecond.
After 65.536 microseconds, the both registers the timer consists of will be loaded.
The microcontroller automatically clears them and the timer keeps on repeating
procedure from the beginning until the TR0 bit value is logic zero (0).
Everything seems to be ok, but the current state of the register at the moment of
reading was:
In case of negligence, such an error in counting (255 pulses) may occur for not so
obvious but quite logical reason. The lower byte is correctly read (255), but at the
moment the program counter was about to read the higher byte TH0, an overflow
occurred and the contents of both registers have been changed (TH0: 14→15, TL0:
255→0). This problem has a simple solution. The higher byte should be read first,
then the lower byte and once again the higher byte. If the number stored in the
higher byte is different then this sequence should be repeated. It's about a short
loop consisting of only 3 instructions in the program.
There is another solution as well. It is sufficient to simply turn the timer off while
reading is going on (the TR0 bit of the TCON register should be cleared), and turn it
on again after reading is finished.
When enabled, the timer will resume counting from this number. The state of the
TF0 bit, i.e. whether it is set, is checked from within the program. It happens at the
moment of overflow, i.e. after exactly 50.000 machine cycles or 0.05 seconds.
Similarly to the previous example, the answer to this question again lies in the TCON
register. This time it's about the C/T0 bit. If the bit is cleared the timer counts pulses
generated by the internal oscillator, i.e. measures the time passed. If the bit is set,
the timer input is provided with pulses from the P3.4 pin (T0). Since these pulses
are not always of the same width, the timer cannot be used for time measurement
and is turned into a counter, therefore. The highest frequency that could be
measured by such a counter is 1/24 frequency of used quartz-crystal.
Timer 1
Serial port must be configured prior to being used. In other words, it is necessary to
determine how many bits is contained in one serial “word”, baud rate and
synchronization clock source. The whole process is in control of the bits of the SCON
register (Serial Control).
SM0 - Serial port mode bit 0 is used for serial port mode selection.
SM1 - Serial port mode bit 1.
SM2 - Serial port mode 2 bit, also known as multiprocessor communication
enable bit. When set, it enables multiprocessor communication in mode 2
and 3, and eventually mode 1. It should be cleared in mode 0.
REN - Reception Enable bit enables serial reception when set. When cleared,
serial reception is disabled.
TB8 - Transmitter bit 8. Since all registers are 8-bit wide, this bit solves the
problem of transmiting the 9th bit in modes 2 and 3. It is set to transmit a
logic 1 in the 9th bit.
RB8 - Receiver bit 8 or the 9th bit received in modes 2 and 3. Cleared by
hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is
a logic 1.
TI - Transmit Interrupt flag is automatically set at the moment the last bit of
one byte is sent. It's a signal to the processor that the line is available for a
new byte transmite. It must be cleared from within the software.
RI - Receive Interrupt flag is automatically set upon one byte receive. It
signals that byte is received and should be read quickly prior to being
replaced by a new data. This bit is also cleared from within the software.
As seen, serial port mode is selected by combining the SM0 and SM2 bits:
In mode 0, serial data are transmitted and received through the RXD pin, while the
TXD pin output clocks. The bout rate is fixed at 1/12 the oscillator frequency. On
transmit, the least significant bit (LSB bit) is sent/received first.
TRANSMIT - Data transmit is initiated by writing data to the SBUF register. In fact,
this process starts after any instruction being performed upon this register. When
all 8 bits have been sent, the TI bit of the SCON register is automatically set.
RECEIVE - Data receive through the RXD pin starts upon the two following
conditions are met: bit REN=1 and RI=0 (both of them are stored in the SCON
register). When all 8 bits have been received, the RI bit of the SCON register is
automatically set indicating that one byte receive is complete.
Since there are no START and STOP bits or any other bit except data sent from the
SBUF register in the pulse sequence, this mode is mainly used when the distance
between devices is short, noise is minimized and operating speed is of importance.
A typical example is I/O port expansion by adding a cheap IC (shift registers
74HC595, 74HC597 and similar).
Mode 1
In mode 1, 10 bits are transmitted through the TXD pin or received through the RXD
pin in the following manner: a START bit (always 0), 8 data bits (LSB first) and a
STOP bit (always 1). The START bit is only used to initiate data receive, while the
STOP bit is automatically written to the RB8 bit of the SCON register.
TRANSMIT - Data transmit is initiated by writing data to the SBUF register. End of
data transmission is indicated by setting the TI bit of the SCON register.
RECEIVE - The START bit (logic zero (0)) on the RXD pin initiates data receive. The
following two conditions must be met: bit REN=1 and bit RI=0. Both of them are
stored in the SCON register. The RI bit is automatically set upon data reception is
complete.
Mode 2
In mode 2, 11 bits are transmitted through the TXD pin or received through the RXD
pin: a START bit (always 0), 8 data bits (LSB first), a programmable 9th data bit and
a STOP bit (always 1). On transmit, the 9th data bit is actually the TB8 bit of the
SCON register. This bit usually has a function of parity bit. On receive, the 9th data
bit goes into the RB8 bit of the same register (SCON).The baud rate is either 1/32 or
1/64 the oscillator frequency.
TRANSMIT - Data transmit is initiated by writing data to the SBUF register. End of
data transmission is indicated by setting the TI bit of the SCON register.
RECEIVE - The START bit (logic zero (0)) on the RXD pin initiates data receive. The
following two conditions must be met: bit REN=1 and bit RI=0. Both of them are
stored in the SCON register. The RI bit is automatically set upon data reception is
complete.
Mode 3
Mode 3 is the same as Mode 2 in all respects except the baud rate. The baud rate in
Mode 3 is variable.
The parity bit is the P bit of the PSW register. The simplest way to check correctness
of the received byte is to add a parity bit to it. Simply, before initiating data transmit,
the byte to transmit is stored in the accumulator and the P bit goes into the TB8 bit
in order to be “a part of the message”. The procedure is opposite on receive,
received byte is stored in the accumulator and the P bit is compared with the RB8
bit. If they are the same- everything is OK!
Baud Rate
Baud Rate is a number of sent/received bits per second. In case the UART is used,
baud rate depends on: selected mode, oscillator frequency and in some cases on the
state of the SMOD bit of the SCON register. All the necessary formulas are specified
in the table:
Fosc. (MHz)
Baud Rate Bit SMOD
11.0592 12 14.7456 16 20
150 40 h 30 h 00 h 0
300 A0 h 98 h 80 h 75 h 52 h 0
600 D0 h CC h C0 h BB h A9 h 0
1200 E8 h E6 h E0 h DE h D5 h 0
2400 F4 h F3 h F0 h EF h EA h 0
4800 F3 h EF h EF h 1
4800 FA h F8 h F5 h 0
9600 FD h FC h 0
9600 F5 h 1
19200 FD h FC h 1
38400 FE h 1
76800 FF h 1
Multiprocessor Communication
As you may know, additional 9th data bit is a part of message in mode 2 and 3. It can
be used for checking data via parity bit. Another useful application of this bit is in
communication between two or more microcontrollers, i.e. multiprocessor
communication. This feature is enabled by setting the SM2 bit of the SCON register.
As a result, after receiving the STOP bit, indicating end of the message, the serial
port interrupt will be generated only if the bit RB8 = 1 (the 9th bit).
Suppose there are several microcontrollers sharing the same interface. Each of them
has its own address. An address byte differs from a data byte because it has the 9th
bit set (1), while this bit is cleared (0) in a data byte. When the microcontroller A
(master) wants to transmit a block of data to one of several slaves, it first sends out
an address byte which identifies the target slave. An address byte will generate an
interrupt in all slaves so that they can examine the received byte and check whether
it matches their address.
Of course, only one of them will match the address and immediately clear the SM2
bit of the SCON register and prepare to receive the data byte to come. Other slaves
not being addressed leave their SM2 bit set ignoring the coming data bytes.
There are five interrupt sources for the 8051, which means that they can recognize
5 different events that can interrupt regular program execution. Each interrupt can
be enabled or disabled by setting bits of the IE register. Likewise, the whole
interrupt system can be disabled by clearing the EA bit of the same register. Refer to
figure below.
Interrupt Priorities
The IP register bits specify the priority level of each interrupt (high or low priority).
o Priority 0
o Priority 1
PT0 - Timer 0 Interrupt Priority
o Priority 0
o Priority 1
PX0 - External Interrupt INT0 Priority
o Priority 0
o Priority 1
Handling Interrupt
From the moment an interrupt is enabled, the microcontroller is on alert all the
time. When an interrupt request arrives, the program execution is stopped,
electronics recognizes the source and the program “jumps” to the appropriate
address (see the table above). This address usually stores a jump instruction
specifying the start of appropriate subroutine. Upon its execution, the program
resumes operation from where it left off.
Reset
Reset occurs when the RS pin is supplied with a positive pulse in duration of at least
2 machine cycles (24 clock cycles of crystal oscillator). After that, the
microcontroller generates an internal reset signal which clears all SFRs, except
SBUF registers, Stack Pointer and ports (the state of the first two ports is not
defined, while FF value is written to the ports configuring all their pins as inputs).
Depending on surrounding and purpose of device, the RS pin is usually connected to
a power-on reset push button or circuit or to both of them. Figure below illustrates
one of the simplest circuit providing safe power-on reset.
Basically, everything is very simple: after turning the power on, electrical capacitor
is being charged for several milliseconds throgh a resistor connected to the ground.
The pin is driven high during this process. When the capacitor is charged, power
supply voltage is already stable and the pin remains connected to the ground, thus
providing normal operation of the microcontroller. Pressing the reset button causes
the capacitor to be temporarily discharged and the microcontroller is reset. When
released, the whole process is repeated…
Microcontrollers normally operate at very high speed. The use of 12 Mhz quartz
crystal enables 1.000.000 instructions to be executed per second. Basically, there is
no need for higher operating rate. In case it is needed, it is easy to built in a crystal
for high frequency. The problem arises when it is necessary to slow down the
operation of the microcontroller. For example during testing in real environment
when it is necessary to execute several instructions step by step in order to check
I/O pins' logic state.
What is going on? As soon as the P3.2 pin is cleared (for example, by pressing the
button), the microcontroller will stop program execution and jump to the 03hex
address will be executed. This address stores a short interrupt routine consisting of
3 instructions.
The first instruction is executed until the push button is realised (logic one (1) on
the P3.2 pin). The second instruction is executed until the push button is pressed
again. Immediately after that, the RETI instruction is executed and the processor
resumes operation of the main program. Upon execution of any program
instruction, the interrupt INT0 is generated and the whole procedure is repeated
(push button is still pressed). In other words, one button press - one instruction.
Generally speaking, the microcontroller is inactive for the most part and just waits
for some external signal in order to takes its role in a show. This can cause some
problems in case batteries are used for power supply. In extreme cases, the only
solution is to set the whole electronics in sleep mode in order to minimize
consumption. A typical example is a TV remote controller: it can be out of use for
months but when used again it takes less than a second to send a command to TV
receiver. The AT89S53 uses approximately 25mA for regular operation, which
doesn't make it a pover-saving microcontroller. Anyway, it doesn’t have to be
always like that, it can easily switch the operating mode in order to reduce its total
consumption to approximately 40uA. Actually, there are two power-saving modes of
operation: Idle and Power Down.
Idle mode
Upon the IDL bit of the PCON register is set, the microcontroller turns off the
greatest power consumer- CPU unit while peripheral units such as serial port,
timers and interrupt system continue operating normally consuming 6.5mA. In Idle
mode, the state of all registers and I/O ports remains unchanged.
In order to exit the Idle mode and make the microcontroller operate normally, it is
necessary to enable and execute any interrupt or reset. It will cause the IDL bit to be
automatically cleared and the program resumes operation from instruction having
set the IDL bit. It is recommended that first three instructions to execute now are
NOP instructions. They don't perform any operation but provide some time for the
microcontroller to stabilize and prevents undesired changes on the I/O ports.
By setting the PD bit of the PCON register from within the program, the
microcontroller is set to Power down mode, thus turning off its internal oscillator
and reduces power consumption enormously. The microcontroller can operate
using only 2V power supply in power- down mode, while a total power consumption
is less than 40uA. The only way to get the microcontroller back to normal mode is by
reset.
While the microcontroller is in Power Down mode, the state of all SFR registers and
I/O ports remains unchanged. By setting it back into the normal mode, the contents
of the SFR register is lost, but the content of internal RAM is saved. Reset signal must
be long enough, approximately 10mS, to enable stable operation of the quartz
oscillator.
PCON register