ad87bb634c0f4d651e8731486465334c
ad87bb634c0f4d651e8731486465334c
This publication is copyright under the Berne Convention and the Universal Copyright
Convention. All rights reserved. Apart from any fair dealing for the purposes of research
or private study, or criticism or review, as permitted under the Copyright, Designs and
Patents Act 1988, this publication may be reproduced, stored or transmitted, in any
form or by any means, only with the prior permission in writing of the publishers, or in
the case of reprographic reproduction in accordance with the terms of licences issued
by the Copyright Licensing Agency. Enquiries concerning reproduction outside those
terms should be sent to the publisher at the undermentioned address:
While the authors and publisher believe that the information and guidance given in this
work are correct, all parties must rely upon their own skill and judgement when making
use of them. Neither the authors nor publisher assumes any liability to anyone for any
loss or damage caused by any error or omission in the work, whether such an error or
omission is the result of negligence or any other cause. Any and all such liability is
disclaimed.
The moral rights of the authors to be identified as authors of this work have been
asserted by them in accordance with the Copyright, Designs and Patents Act 1988.
1 Introduction 1
Antonio J. Marques Cardoso
1.1 Electromechatronics 2
1.2 Fault diagnosis 2
1.2.1 Diagnostic methods 3
1.3 Prognosis 4
1.4 Fault tolerance 4
1.5 Diagnosis and fault tolerance of electrical machines,
power electronics, and drives 5
Acknowledgment 6
References 6
5 Capacitors 195
Acácio M. R. Amaral and M. Sahraoui
5.1 Capacitor technologies 197
5.1.1 Electrolytic capacitors 199
5.1.2 Film capacitors 200
5.1.3 Ceramic capacitors 201
5.2 Aluminium electrolytic capacitors 203
5.2.1 Al-Caps equivalent circuit 205
5.2.2 Al-Caps failure modes 206
5.3 Metalized polypropylene film capacitors 209
5.3.1 MPPF-Caps equivalent circuit 210
5.3.2 MPPF-Caps failure modes 212
5.4 Fault diagnostic techniques 215
5.5 Off-line measurement techniques 217
5.5.1 Off-line measurement techniques based on the injection
of a sinusoidal current 218
5.5.2 Off-line measurement techniques based on a
charge–discharge circuit 223
5.5.3 Frequency and temperature multipliers 226
5.5.4 Off-line fault diagnostic techniques 229
5.6 On-line fault diagnostic techniques 234
5.6.1 On-line fault diagnostic techniques based on
ESR estimation 235
5.6.2 On-line fault diagnostic techniques based on
ESR and C estimation 251
5.6.3 On-line fault diagnostic techniques based on
C estimation 265
5.7 Quasi-online fault diagnostic techniques 269
5.8 Summary 274
5.8.1 Off-line fault diagnosis techniques 275
5.8.2 On-line fault diagnosis techniques 275
5.8.3 Quasi-online fault diagnosis techniques 277
Acknowledgement 277
References 277
viii Diagnosis and fault tolerance
Index 349
About the authors
Electrical machines, drives, and their associated power electronics, namely, con-
verters and capacitors, play a key role in an ever increasingly technological society.
Transportation electrification, renewable energies, and more efficient buildings are
just some of the areas where the intensive application of these systems has been
most noticed.
This book will address, in the next five chapters, voltage source inverter (VSI)-
fed drives, switched reluctance machine (SRM) drives, high-power synchronous
machine drives, capacitors, and DC–DC converters.
VSI-fed drives, SRM drives, and high-power synchronous machine drives are
extensively used, namely, in the aforementioned areas of transportation elec-
trification and renewable energies.
Electrolytic capacitors and metallized polypropylene film capacitors are
commonly found in the DC-link of the power converters of such drives.
DC–DC converters are facing an exponential growth in the context of the ever
increasing use of DC microgrids in the homes and businesses, driven by the fact
that the vast majority of renewable energy sources, electrical appliances, and
storage devices operate either in true DC mode or at least involve an intermediate
DC-link bus.
In all these applications, efficiency and reliability are of major concern.
Reliability is a major challenge in these systems design, operation, and main-
tenance. Unreliable systems are not only the cause of users frustration but they also
drive up the cost, so diagnostics and fault tolerance become important to help
maintain the systems and estimate their operational life.
The scope of the book encompasses the issues related to fault analysis, fault
detection and isolation, diagnostics, prognostics, condition monitoring, post-fault
reconfiguration, remedial operation, robust control, and fault tolerance of electro-
mechatronic systems.
1
CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Portugal
2 Diagnosis and fault tolerance
1.1 Electromechatronics
Electromechatronics, introduced in the 1980s by Professor Yuri P. Koskin of the
Department of Electromechanics and Electromechatronics of the Saint Petersburg
State Electrical Engineering University, Russia, corresponds to the integration of
electromechanical and electronic areas in a single technical/scientific field of
electrical engineering [1].
Electromechatronics, term formed by agglutination, according to the following
expression [1]
brings together the areas of electrical machines, drives, and their associated power
electronics, namely, converters and capacitors.
DETECTION
IDENTIFICATION
FAULT
OR LOCALIZATION
DIAGNOSTICS
DISCRIMINATION
SEVERITY
ASSESSMENT
1.3 Prognosis
Prognosis, or the anticipated knowledge, is the next step following diagnostics
activities. It requires an accurate modeling of equipment-degradation mechanisms,
and the manipulation of past and present condition related data, through
suitable methods of analysis, in order to be able to predict equipment future con-
dition, behavior, performance, or remaining useful life estimation.
It is therefore a scientific area where a deep knowledge of the equipment under
analysis is required, together with the application of statistical techniques, estima-
tion and identification techniques, numerical analysis, risk analysis, etc.
As far as electrical machines are concerned, prognosis has gained lately a focal
research interest due to the importance of insulating materials’ prognosis for motors
used in transportation electrification, where reliability and safety are of major
concern.
FAULT DIAGNOSTICS
HARDWARE /
FAULT
ISOLATION SOFTWARE
TOLERANCE
RECONFIGURATION
REMEDIAL
OPERATION
The next five chapters will address the issues related to diagnosis and fault toler-
ance of electrical machines, power electronics, and drives.
Chapter 2 focuses on VSI-fed drives. First, condition monitoring and fault
diagnostics of electrical machines, particularly induction and permanent magnet
machines, are considered. Eccentricity, inter-turn faults, broken rotor bars or end-
rings, demagnetization of permanent magnets, and bearing faults are among the
addressed types of machine faults. Fault prognosis is also considered. Second, fault
diagnostic techniques applied to VSIs, particularly two-level VSIs, are addressed.
Current-based fault diagnostic approaches and voltage-based fault diagnostic
approaches are discussed. Fault-tolerant techniques applied to VSI-fed drives are
also presented.
Chapter 3 is dedicated to SRM drives. First, the overall characteristics related to
the constitution, operation, and control of SRM drives are introduced, followed by a
comprehensive description of SRM drives fault analysis. Secondly, fault diagnostic
techniques and fault-tolerant strategies, applied to SRM drives, are presented.
Chapter 4 addresses high-power synchronous machine drives. First of all, an
overview is provided on the main technologies and design features which char-
acterize large synchronous machines and the relevant supplying converters, also
taking into account their field of application. Subsequently, the attention is focused
on the major strategies intended to improve high-power synchronous machine
drives fault tolerance, acting on the system-level drive architecture as well as on the
design and operation of the individual components (electric motor, converter,
control system). Finally, the main diagnostics and condition monitoring techniques
for high-power synchronous machines drives is covered, describing the main
methods to detect possible malfunctioning, anomalies, and faults in drive operation
before they result in serious damages or hazards.
Chapter 5 deals with capacitors, one of the most vulnerable components of
electromechatronic systems. Capacitors main technologies (electrolytic capacitors,
film capacitors, and ceramic capacitors) are presented firstly. Subsequently, a
particular emphasis is given to aluminum electrolytic capacitors and metalized
polypropylene film capacitors, currently the most commonly used capacitors in the
DC-link of power electronic converters. Capacitors diagnostic techniques are then
introduced. Off-line, online, and quasi-online techniques are described in detail.
At the end, some key ideas are presented, which synthesize the advantages and
disadvantages of the discussed fault diagnostic techniques, and some envisaged
advancements in this domain are also addressed.
Chapter 6 outlines the most important advances achieved in the development
of fault diagnostic tools and fault-tolerant strategies aimed at DC–DC converters.
6 Diagnosis and fault tolerance
Acknowledgment
This work was supported by the European Regional Development Fund (ERDF)
through the Operational Programme for Competitiveness and Internationalization
(COMPETE 2020), under Project POCI-01-0145-FEDER-029494, and by National
Funds through the FCT – Portuguese Foundation for Science and Technology,
under Projects PTDC/EEI-EEE/29494/2017 and UID/EEA/04131/2013.
References
1
CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Portugal
2
School of Computing, Electronics and Mathematics and the Research Institute for Future Transport and
Cities, Coventry University, UK
8 Diagnosis and fault tolerance
exactly opposite when looking at high voltage motors where two out of three
failures are stator related, while bearing faults account for 13% of total failures.
This is due to the fact that large machines have sleeve bearings degradation of
which is significantly slower than ball bearings. In medium voltage, motors stator
and bearing faults are more or less of equal severity. Finally, in all cases, the rotor
faults account for about 10% of total motor failures.
Due to the significance of the electrical machines uninterrupted operation and
the negative impacts of failures, the area of electrical machines’ condition mon-
itoring has flourished during the last 30 years and has known tremendous devel-
opment and progress. However, the plethora of machine sizes, geometries,
components and applications have been reported to create unique and special
diagnostic cases where misdiagnosis may happen. Moreover, new applications
constantly appear, where electrical machines and drives are the key components
and as such, their reliable operation is of high importance. Typically new appli-
cations require proper adjustment and reconfiguration of existing diagnostic pro-
cedures or even completely new diagnostic approaches, and this is one more reason
for continuous active research in this field.
Diagnostic procedure
Is it faster than
the evolution Electrical
Production Yes No Automatic Manual
of the fault? machine
Complexity?
Service and Replacement
repair with new one
machines a fault will automatically create an asymmetry in the magnetic field. This
asymmetry will pass on to various electromagnetic variables like the currents,
voltages, magnetic flux, electric and mechanical power, torque and speed. So, the
diagnostics engineer needs to monitor and analyse some of the above variables
and detect any divergence from the expected healthy machine characteristics.
Figure 2.2 illustrates the most important characteristics of the diagnosis procedure.
OR OS OR OS OR OS OR O S
(a)
OR
OR OS OS
OS OS OR
OR
(b)
Figure 2.4 Four different instances of the rotor rotation for (a) static and
(b) dynamic eccentricity
(a) (b)
Figure 2.5 Major mechanical damage to the stator due to rotor rubbing. Not
repairable unless (a) the core is dismantled and repaired and (b) the
core is restacked or replaced [13] (with permission from EASA)
Induction motors
For induction motors, the static or dynamic eccentricity fault can be detected
through the monitoring of signatures in the stator current located at frequencies
[14]:
1s
fecc IM ¼ ðkR nd Þ n fs (2.1)
p
where R is the rotor slot number, k is the integer, s is the slip, p is the pole pairs, n is
the stator harmonic ranks, fs is the supply frequency and nd is an integer which is
zero for static eccentricity and non-zero for dynamic eccentricity.
12 Diagnosis and fault tolerance
Furthermore, the following formula [11] has also been proposed to detect the
mixed eccentricity fault in the low-frequency area of the stator current:
Equation (2.3) corresponds to the location of the principle slot harmonics (PSH) in
the stator current frequency spectrum. Induction motors with a rotor slot number
multiple of the pole pair number produce such harmonics in the line current. For
those motors, the only-static and only-dynamic eccentricity faults cannot be
detected because the fault signatures are located at the same frequencies as the
normally existing PSH.
However, for non-PSH induction motors, if the rotor slot number is even, it is
possible to monitor the only-static and only-dynamic eccentricities at low or no-
load operation. Formula (2.1) is very reliable for non-PSH induction motors with
odd rotor slot numbers [15].
Figure 2.6 illustrates the application of MCSA to detect a mixed eccentricity
faulty condition in a four-pole cage induction motor with 28 rotor bars.
0
Fundamental
PSD (dB)
–50
–100
0 50 100 150
0 Fundamental
f–2fr
f–fr f+fr
3fr–f f+2fr
PSD (dB)
4fr–f
–50 f+3fr
–100
0 50 100 150
(a) Frequency (Hz)
–40 PSH
–60
PSD (dB)
–80
–100
–120
700 720 740 760 780 800 820 840 860
f [0.5(R–1)(1–s)–1] f[0.5(R+3)(1–S)–1]
–80
–100
–120
700 720 740 760 780 800 820 840 860
(b) Frequency (Hz)
torque, the primary reason for using asymmetric motors, is magnified if rotor
eccentricity is involved, so the importance of manufacturing precision cannot
be overstressed.
One more important finding was reported in [22]. The results reveal that the
static eccentricity and the uneven magnetisation cause exactly the same harmonic
14 Diagnosis and fault tolerance
0 0
–20 –20
–40 –40
PSD (dB)
PSD (dB)
0.25fs 1.25fs
–60 –60 2.25fs
–80 –80
–100 –100
–120 –120
0 20 40 60 80 100 120 140 20 40 60 80 100 120 140
(a) Frequency (Hz) (c) Frequency (Hz)
0 0
–20 –20
–40 –40
0.25fs
PSD (dB)
PSD (dB)
0.25fs 1.25fs
–60 –60 2.25fs
1.25fs 2.25fs
–80 –80
–100 –100
–120 –120
20 40 60 80 100 120 140 20 40 60 80 100 120 140
(b) Frequency (Hz) (d) Frequency (Hz)
0 0
–20 –20
–40 –40
0.25fs 0.25fs
PSD (dB)
PSD (dB)
–100 –100
–120 –120
20 40 60 80 100 120 140 20 40 60 80 100 120 140
(e) Frequency (Hz) (f) Frequency (Hz)
A different later work though pointed out that (2.5) describes harmonics produced
not only by eccentricity but also demagnetisation and rotor and load imbalances
[27], which does not allow reliable discrimination and identification of the exact
fault condition.
A B
k l j m l n n l m j l k
Figure 2.9 Burned out turns of an induction motor’s stator winding due to an
inter-turn fault (courtesy of Mr M. Thumpy)
Induction machines
When there is an inter-turn short-circuit fault, the resistance of the faulted phase
drops by a portion which depends on the fault level severity or in other words the
resistive part of the phase which now belongs to the shorted loop. This means that
when the machine is supplied by a symmetrical, three-phase, voltage source, the
faulty phase will draw more current than the other two. As a result, there is an
imbalance between the three phase currents which in principle means an asym-
metrical rotating magnetic field. The negative sequence current interacts with the
fundamental slip frequency current in the rotor to produce torque pulsation at
Voltage-source inverter-fed drives 17
double the supply frequency [34]. The consequent speed ripple induced harmonic
index back to the stator with frequency three times the fundamental one. Due to the
above, the stator current will experience an increase of the third harmonic [34–37].
This is clearly shown in Figure 2.10. Saturation plays an important role as it can
enhance the amplitude increase of the third harmonic in the stator current [37].
However, the third harmonic increase is also associated with other imbalances
[38] such as asymmetrical three-phase voltage supply, inherent asymmetry between
the three phase windings, high resistance connections which lead to unbalanced
phase currents, etc. Moreover, it was shown that the increase of the third harmonic
dB Mag 10
dB
/div
–95
dBVrms
(a) 0Hz 800Hz
dB Mag 10
dB
/div
–95
dBVrms
(b) 0Hz 800Hz
Figure 2.10 Spectral content of the line current of a: (a) healthy motor and (b) motor
with stator inter-turn fault operating under s ¼ 0.028. 2017–2018
IEEE. Reprinted, with permission, from Reference [34]
18 Diagnosis and fault tolerance
in the stator current does not have a monotonic relation to the fault level severity
[39]. So, the monitoring of the third harmonic is not deemed as very reliable for
very low severity levels of inter-turn short-circuits as it may lead to a false negative
alarm.
Practically, when there is a stator inter-turn fault, the created asymmetrical
rotating magnetic field will induce asymmetrical currents in the rotor. As a result,
rotor slot related harmonics will rise. So, past works [40] have proposed the fol-
lowing formula for the detection of stator inter-turn faults:
1s
fsc IM ¼ kR 2nsa n fs ; k 2 N (2.6)
p
where R is the rotor slot number, k is the integer, s is the slip, p is the pole pairs,
n is the stator harmonic ranks, fs is the supply frequency and nsa is the rank of the
saturation harmonics.
An interesting method able to detect the fault existence as well as the faulty
phase with low computational time is the Park’s vector approach (PVA) [41]. The
method relies on the analysis of the Park’s vector components id ; iq as follows:
pffiffiffi
2 1 1
id ¼ pffiffiffi ia pffiffiffi ib pffiffiffi ic (2.7)
3 6 6
1 1
iq ¼ pffiffiffi ib pffiffiffi ic (2.8)
2 2
Under ideal conditions, the three phase currents in (where n ¼ a, b, c) lead to a
Park’s vector with the following components:
pffiffiffi
6
id ¼ iM sin wt (2.9)
2
pffiffiffi
6 p
iq ¼ iM sin wt (2.10)
2 2
The corresponding representation is a circular locus centred at the origin of the
coordinates. Under abnormal conditions, (2.9) and (2.10) are no longer valid, and
consequently the observed picture differs from the reference pattern. This can be
seen in Figure 2.11 where id is on the x axis and iq on the y axis, respectively. The
displacement of the locus reveals the faulty phase.
However, the PVA on its own cannot offer an easy measure of determining the
fault level severity with accuracy. That is because the determination of the locus
angle shift is influenced by other parameters as well. This is why, the method
evolved into the extended PVA (EPVA) which relies on the monitoring of the
frequency spectra of the Park’s vector modulus [42]. It was found that, the stator
inter-turn fault gives rise to harmonics located at twice the supply frequency in the
Park’s vector modulus spectra (Figure 2.12).
Voltage-source inverter-fed drives 19
Figure 2.11 Experimentally derived Park’s vector pattern for (a) healthy motor,
(b) motor with 18 shorted turns in Phase A and (c) motor with 18
shorted turns in Phase B. 2017–2018 IEEE. Reprinted, with
permission, from Reference [41]
3 3 3
Amplitude (A)
Amplitude (A)
Amplitude (A)
2 2 2
1 1 1
Figure 2.12 EPVA signature corresponding to: (a) healthy motor, (b) motor with
12 shorted turns and (c) motor with 36 shorted turns. 2017–2018
IEEE. Reprinted, with permission, from Reference [42]
Br of PM [T]
Br of PM [T]
Br of PM [T]
Br of PM [T]
Br of PM [T]
Br of PM [T]
0.0 0.0 0.0 0.0 0.0 0.0
0 7 14 0 7 14 0 7 14 0 7 14 0 7 14 0 7 14
PM length [mm] PM length [mm] PM length [mm] PM length [mm] PM length [mm] PM length [mm]
(b) Normal t = 32.2 ms t = 35.6 ms t = 42 ms t = 46 ms t = 48.9 ms
Figure 2.13 (a) Irreversible demagnetisation progress of six PMs while the BLDC machine operates under inter-turn short-circuit
fault. (b) Residual flux density of the sixth PM over time. 2017–2018 IEEE. Reprinted, with permission, from
Reference [45]
Voltage-source inverter-fed drives 21
80
–9f –7f –5f –3f –f f 3f 5f 7f 9f
–40
f = 175 Hz
–80
–1.8 –1.2 –0.6 0.0 0.6 1.2 1.8
(a) Frequency (kHz)
80
Line current (dB)
–40
f = 175 Hz
–80
–1.8 –1.2 –0.6 0.0 0.6 1.2 1.8
(b) Frequency (kHz)
80
–9f –7f –5f –3f –f f 3f 5f 7f 9f
Line current (dB)
40
–40
f = 175 Hz
–80
–1.8 –1.2 –0.6 0.0 0.6 1.2 1.8
(c) Frequency (kHz)
Figure 2.14 Line current frequency spectra of a PM motor at a rated speed and
full load where: (a) healthy motor under balanced supply, (b) healthy
motor under imbalanced supply and (c) motor with inter-turn fault
under balanced supply. 2017–2018 IEEE. Reprinted, with
permission, from Reference [46]
current to serve the load need. Higher current will lead to more heating accelerating
both demagnetisation and windings insulation degradation.
Similar to induction motors, the third line current harmonic as well as the other
odd triplet harmonics are expected to rise with the inter-turn fault due to the three
phase currents asymmetry, while absent in healthy motors [46]. This is shown in
Figure 2.14. At the same time, it can be seen that the negative third harmonic
frequency increases only in the case of inter-turn fault.
Furthermore, formula (2.11) has been proposed [44] for the detection of inter-
turn faults in PM machines through the spectral analysis of the stator current at
steady state. It is evident that for k ¼ 1, the formula depicts the fault related
22 Diagnosis and fault tolerance
–20
PSD of stator current (dB)
–40
–60
(1+3/P)fs (1+5/P)fs
–80 (1–3/P)fs (1–1/P)fs (1+1/P)fs (1+7/P)fs
–100
–120
–140
0 20 40 60 80 100 120 140
(a) Frequency (Hz)
–20
–60
PSD (dB)
(1+3/P)fs (1+7/P)fs
(1–1/P)fs (1+1/P)fs
–80
–100
–120
–140
0 20 40 60 80 100 120 140
(b) Frequency (Hz)
harmonics around the fundamental stator current harmonic. An example from the
application of the formula in a real PM motor is shown Figure 2.15:
2m þ 1
fitsc PM ¼ k fs ; k; m 2 N (2.11)
p
both types. Usually aluminium rotors have skewed bars, while in copper rotors, the
bars are usually parallel to the shaft. Another difference between them is that in
aluminium rotors, there is no insulation between the bars and the rotor iron core. On
the other hand, in copper rotors the bars are firstly insulated and then placed inside
the slots of the iron core. Those differences play an important role in the area of
diagnostics as it will be discussed below.
A crack or breakage in an aluminium cage usually originates from improper
casting which allows air bubbles inside the cage. This phenomenon is known as
porosity [47]. These air-bubbles result in local high-resistance areas that cause
hotspots and make the cage prone to local breakage [48].
On the other hand, copper rotors bars usually break due to thermal and
mechanical stresses. First, the thermal stress will cause thermal expansion of the
bars which might disconnect from the end-ring. Second, the mechanical stresses
such as vibrations and frequent start-ups may lead to the same result [49]. However,
the co-existence of both is probably the reason while the one mechanism enhances
the catastrophic effects of the other.
When there is a broken rotor bar, the adjacent bars are overcharged, thus
expected to break next [50,51]. This is shown in Figure 2.16. This is the usual case
in aluminium rotors; however, multiple cases of non-adjacent broken rotor bars
have been reported in large industrial induction motors [52]. Broken rotor bars do
not normally result in an immediate failure of the motor. If the fault goes unnoticed
and enough bars break then there is a chance that the motor will not be able to
develop enough starting torque to accelerate from stall. However, in the past, some
catastrophic failures have been reported like the one shown in Figure 2.17 where
the rotor bars bent and severely damaged the stator winding [53].
When there is a broken rotor bar fault, two counter rotating magnetic fields are
created with slip frequencies sf s and sf s . The first one does not interact with
the stator, while the second one induces components of frequency 2sf s back to
the stator windings. As a result, the broken rotor bar fault can be identified in the
stator current spectrum via the existence of harmonics at ð1 2sÞfs [55]. Further-
more, due to the speed ripple effect, a second broken bar fault harmonic appears to
the right of the fundamental frequency at frequency: ð1 þ 2sÞfs [56]. This interac-
tion between the mechanical and electromagnetic quantities continues, and as a
result multiple fault-related signatures are created at equal frequency distances 2sf s
from one another. As a result, the following formula has been proposed for the
identification of the broken rotor bar fault around the fundamental stator current
frequency:
fbb ¼ ð1 2ksÞfs ; k2N (2.12)
The stator current is rich in harmonics due to the saturation and other interacting
phenomena. The result is that odd multiples of the supply frequency exist in the
stator current. Those higher harmonics create additional magnetic fields inside the
induction motor which are rotating with higher speeds due to their higher fre-
quencies. Those magnetic fields also interact with the broken rotor bar fault, and as
24 Diagnosis and fault tolerance
10.0
8.0
6.0
4.0
Current density (A/mm )
2
2.0
0.0
–2.0
–4.0
–6.0
–8.0
–10.0
0.0 20.0 40.0 60.0 80.0 100.0 120.0 140.0 160.0 180.0 200.0 220.0 240.0 260.0 280.0 300.0 320.0 340.0 360.0
(a) Geometrical angle
10.0
8.0
6.0
Current density (A/mm )
2
4.0
2.0
0.0
–2.0
–4.0
–6.0
–8.0
Broken bar
–10.0
0.0 20.0 40.0 60.0 80.0 100.0 120.0 140.0 160.0 180.0 200.0 220.0 240.0 260.0 280.0 300.0 320.0 340.0 360.0
(b) Geometrical angle
Figure 2.16 Spatial distribution of the amplitude of the current density of the
rotor bars along the rotor circumference for (a) healthy machine
and (b) machine model with one broken bar. 2017–2018 IEEE.
Reprinted, with permission, from Reference [54]
a result more signatures are created. The following formula has been proposed to
include the broken bar fault sidebands at higher harmonics [57]:
k k
fbb2 ¼ ð1 sÞ s fs ; 2N (2.13)
p p
Figure 2.18 illustrates the application of (2.12) and (2.13) in order to detect a
broken rotor bar fault using the stator current frequency spectra. It is evident that
the fault creates specific fault-related harmonic sidebands around the odd multiples
of supply frequency.
Voltage-source inverter-fed drives 25
(a) (b)
Figure 2.17 Forced outage of 3.3-kV, 450-kW gasoline transfer pump induction
motor due to rotor bar damage. (a) Rotor bar detachment from end
ring and damage in rotor core due to arcing. (b) Damage in stator
end winding due to protrusion of rotor bar. 2017–2018 IEEE.
Reprinted, with permission, from Reference [53]
0
(1–2s)fs (1 + 2s)fs
Amplitude (dB)
(1 – 4s)fs (1 + 4s)fs
–50 (1 – 6s)f (1 + 6s)fs
s
–100
–150
40 42 44 46 48 50 52 54 56 58 60
(a) Frequency (Hz)
Lately, a lot of work has been focused on broken rotor bar fault detection. One
of the reasons is that some phenomena exist, which can produce broken rotor bar
fault harmonics in the stator current spectra of healthy motors. The misdiagnosis
may lead to false positive alarms which may result in high costs for inspection and
service without need. Such cases are the following:
● Mechanical load oscillations [58]
● Magnetic anisotropy of the rotor iron core [59]
● Axial cooling rotor air ducts (Figure 2.19) [60]
● Fan blades number in pumping applications [61]
Furthermore, earlier in this section, it was mentioned that in large induction motors,
cases have been reported with multiple broken rotor bars (Figure 2.20). Moreover,
in some cases, the rotor bars might break in non-adjacent positions. It has been
reported that, the stator current analysis is not capable to provide information
regarding the health of the rotor cage via the proposed frequency component
ð1 2sÞfs if the broken bars are located electrically p/2 rad away with respect to
each other [51,52].
–20 fd
Is spectrum (dB)
k1 = 1
–40 fd
fd k1 = 2
k1 = 3
–60 fd
k1 = 4
–80
–100
40 44 48 52 56 60 64 68 72 76 80
(a) (b) Frequency (Hz)
Figure 2.19 (a) A rotor with axial cooling air ducts. (b) Example of the stator
current spectrum of a healthy motor (kidney holes) with four magnetic
poles and equal axial air ducts operating under rated load conditions.
2017–2018 IEEE. Reprinted, with permission, from Reference [60]
Figure 2.20 Rotor of a 5-MW, 6-kV cage motor with multiple broken bars. 2017–
2018 IEEE. Reprinted, with permission, from Reference [52]
Voltage-source inverter-fed drives 27
I (A)
220
200 P3– –2,000
P3+ 50
180
0
a9 (A)
160
–50
140 50
120 0
Frequency (Hz)
d9 (A)
100
–50
80 P1– 50
60 FC 0
d8 (A)
40 –50
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
EMT + BE 0 1 2 3 4 5 6 7 8 9
Time (s) Time (s)
Induction motor with one broken bar
260 b5+ 2,000
240 Bb 0
I (A)
220 –2,000
200 50
180 0
a9 (A)
160
–50
140 50
120 0
Frequency (Hz)
d9 (A)
100 –50
80 50
60 B1+ 0
B2–
d8 (A)
40 –50
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 0 1 2 3 4 5 6 7 8 9
Figure 2.21 Application of the: (a) AWT [62] and (b) DWT [65] to detect a broken rotor bar during an induction motor’s start-up.
2017–2018 IEEE. Reprinted, with permission, from References [62,65]
Voltage-source inverter-fed drives 29
Open B Open
Normal cct. load Normal cct. load B
load Br load Br
a a
Demag. B′r
a′ B′r a′
effect of b B″r
current a″
b′ c′
a″ T1<T2
T1 T2
H Hc H Hc
(a) (b)
(a)
0
Healthy motor
–10 Demagnetised motor
–20
–30
Amplitude (dB)
–40
–50
–60
–70
–80
–90
0 1/3 2/3 1 4/3 5/3 2 7/3 8/3 3 10/3 11/3 4 13/3 14/3 5 16/317/318/3
(b) Harmonic order (xfe)
Figure 2.23 (a) Spatial distribution of the magnetic flux density in a partially
demagnetised PMSM. (b) Simulated stator current harmonics in
a healthy and a partially demagnetised PMSM when running
at 6,000 rpm. 2017–2018 IEEE. Reprinted, with permission, from
Reference [71]
Shock pulse
transducer
Roller elements
Shaft
Inner race Outer race
Housing Cage
(a)
Vibration
accelerometer
Low pressure
Y-axis Shaft rotation
fluid
proximeter
W
X-axis
proximeter
F
P
Minimum
R
clearance point
R Reaction P Pressure
(b) F Destabilising components W Whirl force
Figure 2.24 Bearing types and components: (a) rolling element bearing and
(b) forces acting upon a shaft in a sleeve bearing. 2017–2018 IET.
Reprinted, with permission, from Reference [2]
bearings (Figure 2.24). It was shown earlier in Figure 2.1 that bearing failures are
the main fault in low and medium voltage machines, while being of significantly
lesser importance in high voltage machines. This is due to the fact that high voltage
machines utilise sleeve bearings, while low and medium voltage machines utilise
rolling element bearings [3]. For this reason, this section will be focused on
the rolling element bearings fault detection.
It has been shown that, the location of the fault or in other words the faulty
component of the bearing produces a unique vibrating harmonic response. More
32 Diagnosis and fault tolerance
specifically, the following formulas have been proposed to detect the origin of the
bearing fault [3,72]:
N Db
Outer race defect fo ¼ fr 1 cos b (2.15)
2 Dc
N Db
Inner race defect fi ¼ fr 1 þ cos b (2.16)
2 Dc
" 2 #
Dc Db
Ball defect fb ¼ fr 1 cos b (2.17)
Db Dc
where N is the number of balls, Db is the ball diameter, Dc is the bearing pitch
diameter and b is the contact angle of the balls on the races.
As a result, it is possible to monitor each individual defect via the stator current
frequency spectrum by applying the following formula [73]:
freb ¼ fs mf c ; m2N (2.18)
where fc corresponds to the appropriate vibration frequency described by (2.15)–
(2.17).
An application of the above formulas can be seen in Figure 2.25 for inner and
outer race faults. However, past experience has shown that the use of the above
characteristic frequencies is not reliable when trying to detect general bearing
faults, such as contamination or degradation. It is to be noted that bearing failures
create some level of eccentricity, so there are numerous cases where the detection
of eccentricity has led to the detection of bearing failures indirectly.
0
Outer raceway defect
–5 Healthy machine
|fs – 2*fo|
–10
–15
Amplitude PSD (dB)
–20
–25
–30
–35
–40
–45
–50
100 105 110 115 120 125 130 135 140 145 150
(a) Frequency (Hz)
–15
Inner raceway defect
2fi fs – fr + 2fi Healthy machine
–20
5fs + fr 7fs – fr
Amplitude PSD (dB)
–25
fs + 2fi
–30
–35
–40
–45
260 270 280 290 300 310 320 330
(b) Frequency (Hz)
Figure 2.25 Application of MCSA to detect bearing faults where (a) outer
raceway defect detection of loaded induction motor and (b) inner
raceway defect detection of unloaded induction motor. 2017–2018
IEEE. Reprinted, with permission, from Reference [74]
an asymmetry in the magnetic field will express itself as torque oscillations. So, the
torque is just one signal originating from the synthesis of multiple electrical ones.
This is why the torque is considered a diagnostically valuable tool.
To enhance understanding, all faults described earlier produce specific side-
band harmonics to the fundamental in the stator current. The exact same sidebands
34 Diagnosis and fault tolerance
–20
–40
Amplitude (dB)
–60
–80
–100
–120
0 1 2 3 4 5 6 7 8
(a) Frequency (Hz)
–50
–60
–70
–80
Amplitude (dB)
–90
–100
–110
–120
–130
–140
270 280 290 300 310 320 330
Frequency (Hz)
(b)
(although of different amplitude) exist in the torque spectra around the DC com-
ponent. Similarly, higher harmonics also exist. Figure 2.26 illustrates the diagnosis
of a broken rotor bar fault located at 2sf s and at ð6 2ksÞfs in the mechanical
torque spectra of a four-pole, 400 V, 4 kW, 50 Hz cage induction motor.
2
One mechanical round
–1
–2
t (20 ms/div)
Figure 2.27 Measured voltage of the search coil from the prototype machine
with partial demagnetisation
poles like the stator phase winding. As a result, the radial flux spectrum is richer in
harmonic index than the stator current.
The application of a search coil to detect partial demagnetisation of a PM
machine is shown in Figure 2.27 [81]. The distortion of the flux waveform is easily
noticed. However, in most real cases, the fault needs to be diagnosed at incipient
stages where it cannot be noticed by the flux waveform. As a result, spectral ana-
lysis is applied. Figure 2.28 illustrates the spectra of the radial flux derivative in an
induction motor under healthy condition as well as under broken bar fault [82].
0.0
–10.0
–20.0
–30.0
Spectrum (dB) –40.0
–50.0
–60.0
–70.0
–80.0
–90.0
–100.0
41.6 44.0 46.0 48.0 50.0 52.0 54.0 56.0 58.5
Frequency (Hz)
(a)
0.0
–10.0
–20.0
–30.0
Spectrum (dB)
–40.0
–50.0
–60.0
–70.0
–80.0
–90.0
–100.0
41.6 44.0 46.0 48.0 50.0 52.0 54.0 56.0 58.5
Frequency (Hz)
(b)
Figure 2.28 Spectra of stray flux derivative at rated load of (a) healthy induction
machine and (b) induction machine with a broken rotor bar (four
poles, 18.5 kW). 2017–2018 IEEE. Reprinted, with permission,
from Reference [82]
5.3
5.25
Manual 80% DE
rotation 5.2
ME (20% SE, 60% DE)
5.15
60% DE
Xeq (Ω)
5.1
5.05
ME (20% SE, 40% DE)
4.5 40% DE, SE
4.95
Low
voltage 4.9
0% DE
AC power ME (20% SE, 20% DE)
4.85
Ammeter 0 45 90 135 180 225 270 315 360
(a)
(b) Rotor position (Deg.)
Figure 2.29 (a) The setup of the SPRT and (b) SPRT experimental results of an
induction machine suffering from mixed eccentricity. 2017–2018
IEEE. Reprinted, with permission, from Reference [83]
Voltage-source inverter-fed drives 37
because the insulating materials are subjected to chemical reactions which change
their characteristics permanently.
One of the most reliable surveys on root causes of insulation concerning a large
number of electrical machines (in this case large hydro-generators) was published
by CIGRE [88]. According to this study in over 1,199 generators’ population, 56%
of total faults were insulation related. An investigation over the factors leading
to those failures has led to the following statistics shown in Figure 2.30 below.
The internal partial discharges (PD) and the winding contamination impacts are
quite similar, while combined they form about half of the total root causes of
insulation damage. Of interest is the fact that the ageing is found to be the main
cause of insulation damage.
In literature, it is custom to describe the various ageing factors with the term
TEAM, an acronym for thermal, electrical, ambient and mechanical stresses [89].
The role of each one on the degradation of the insulation materials will be dis-
cussed below.
Contamination of winding
31%
Defective corona protection
2%
Loosening of bars in the slot or in the
overhangs
Probability
800 h
1.0E–07
6.0E–08 800 h
8.0E–08 1,600 h
1,600 h
6.0E–08 4.0E–08
4.0E–08
2.0E–08
2.0E–08
0.0E+00 0.0E+00
25 30 35 40 45 50 25 35 45 55 65
(a) Resistance (MΩ) (b) Resistance (MΩ)
Figure 2.31 Normal distributions of the early breakdown resistance of thin film
insulation material and for different ageing periods under (a) 200 C
and (b) 230 C thermal stress. 2017–2018 IEEE. Reprinted, with
permission, from Reference [93]
t ¼ K eðA=T Þ (2.19)
where t is the life of the insulation material, K is a material-dependent pro-
portionality constant, A is the activation energy required to break chemical bonds in
the insulation material and T is the temperature in Kelvin. A rule of thumb based
on the Arrhenius equation is that the life expectancy of the insulation material
decreases by 50% when the temperature increases 10K over its rated value.
However, recent works have questioned the Arrhenius equation for insulation
degradation predictions. It seems that the chemical reactions due to the temperature
increase differ during the different degradation stages of the electrical machines’
insulation materials. This is illustrated in Figure 2.31, where the normal distribution
of the early breakdown resistance of windings’ thin film insulation material is
subjected to fixed thermal stress [93].
This field is open to extensive research lately due to significance of insulation
prognosis for motors used in electric vehicle applications where reliability and
safety are primary concerns.
where tt is the testing time or the time to failure, Es is the service voltage stress,
Et is the breakdown or test voltage stress and ts is the service time.
Voltage-source inverter-fed drives 39
2.1.5.4 Discussion
The ageing mechanism of the winding insulation materials is complex and involves
many different mechanisms which sometimes influence each other. For example,
thermal stress can deteriorate the insulation material, and at the same time it causes the
thermomechanical effect which changes the materials dimensions. Furthermore, the
resistance of the conducting materials is dependent on the temperature, and as a
consequence there will be a change on the flowing current which will influence the
electrical stress level as well as the ohmic losses of the conductor itself which in
40 Diagnosis and fault tolerance
turn will change the temperature level. This is just a short logical sequence of
events to show how much complex it can be to discriminate and study each stress
type independently. This is the reason why a lot of researchers propose the use of
accelerated multi-stress ageing tests when they need to predict the remaining life of
insulation materials [108]. Despite that, a lot of work has been accomplished by
researchers who try to isolate the stress impact. This is generally an on-going
research field where a lot of work is yet to be accomplished.
Power devices
2%
8% Capacitors
6%
34%
Gate drivers
13%
Connectors
Inductors
17%
20% Resistors
Others
T1 T3 T5
a
AC
b motor
c
T2 T4 T6
T1 T3 T5
Healthy
T2 T4 T6
Figure 2.34 Typical Park’s vector shapes for the healthy case and different
VSI single power switch open-circuit faults
ia ib ic
Fault detection
Time (s)
Threshold da
Diagnostic variables
dc
db
Time (s)
Figure 2.35 Typical motor phase current waveforms and diagnostic variables
(da, db and dc) based on average values calculation under a VSI
open-circuit fault
VSI
AC
motor
in Current
measurement
Fault
Diagnostic variables based on identification
average values system
A mean to mitigate the generation of false positives resulting from the mis-
interpretation of large transient variations of the currents average values, was the
development of normalised diagnostic variables as defined below [133,134]:
hin i
rn ¼ hwn i (2.23)
hjin ji
The three-phase diagnostic variables rn are normalised by dividing the currents
average values hin i by the corresponding currents average absolute values jhin ij.
The auxiliary variables hwn i are used in order to improve the algorithm’s
performance.
A distinct real-time open-circuit fault diagnostic method for VSI fed motor
drives was proposed in [135]. The inverter output currents in are normalised using
the corresponding Park’s vector modulus:
in
inN ¼ qffiffiffiffiffiffiffiffiffiffiffiffiffi (2.24)
i2d þ i2q
VSI
in* AC
motor
in Current
measurement
Fault
Diagnostic variables identification
calculation system
The three-phase reference current signals in can be compared with the corre-
sponding measured values in . The average values of the obtained residuals are then
normalised using the average absolute values of the motor phase currents hjin ji [136]:
hin in i
dn ¼ (2.26)
hjin ji
The obtained results demonstrate that this approach allows to achieve detection
times as fast as 5% of the fundamental period, being independent of the load and
speed values, and with great robustness against transients.
A very similar approach has also proposed where the Park’s vector modulus of
the reference current signals is used as normalising quantity, instead of the average
absolute values of the motor phase currents [137]. The obtained results also
demonstrate that similar performance levels can be achieved.
Other similar technique using the dq reference signals can be used instead of
the three-phase reference current signals [138]. Accordingly, each reference signal
is compared to the equivalent measured feedback signal, resulting in an error.
Threshold values are employed to determine if there is fault or not. In order to
improve the algorithm’s reliability, the proposed method also has a counter. If a
fault is detected, then the counter starts incrementing until it reaches a jitter-free
count. If the state is not stable, the counter resets to its initial value. The faulty
devices are then identified by using localisation stages defined according to the
current vector rotating angle.
Sustained near-zero current values
As shown in Figure 2.35, when a single power switch open-circuit fault occurs, the
faulty device will no longer be able to switch on, leading to near-zero current
values in the affected phase during approximately half-cycle of the fundamental
period. This typical characteristic is clearly shown in Figure 2.38.
Consequently, this fault signature can be exploited for the development and
implementation of fault diagnostic methods (Figure 2.39).
46 Diagnosis and fault tolerance
Fault in T1
Motor phase currents (A) ib ic ia
Time (s)
VSI
AC
motor
in Current
measurement
Fault
Near-zero current Diagnostic variables identification
detection calculation system
A fault diagnostic approach that relies on the use of near-zero current values
was proposed in [139]. The fault detection is achieved by evaluating the nearly zero
current values and also by comparing if the relative magnitude of the second-order
harmonic is larger than a defined threshold value. Using this combined analysis, it
is possible to detect and localise multiple semiconductor open-circuit faults.
In [140], the VSI symmetry under normal and faulty operating conditions is
described based on the concept of allelic points and phase functions. The residuals
between any two-phase functions are used for diagnostic purposes. Under normal
operation, all the residuals are closed to zero. In the case of an open-circuit fault,
the residuals will be larger than predefined thresholds, since the near-zero current
samples per fundamental period will increase. Moreover, its proportions in a period
will be different when different fault classes occur, allowing for multiple fault
diagnosis.
Voltage-source inverter-fed drives 47
VSI
*
vdq AC
motor
VSI
AC
motor
In order to avoid the influence of load and controller effects, it was proposed in
[145] to use a mixed logical dynamic model of the motor to estimate the currents.
Again, the error between the estimated and actual currents is used for fault detec-
tion purposes. For fault localisation, the vector plane is divided into six sectors, and
it is evaluated in which the error lies. The use of thresholds and sectoring improve
the immunity to parameter variations and transients to avoid false alarms.
Artificial neural network techniques
The development of artificial neural network (ANN) techniques to the diagnostic of
inverter open-circuit faults was also effectively validated. These approaches rely on
the measured VSI output currents and voltages that are fed into a feature extraction
routine. Then, a fault table is built based on the extracted features, and the results
are used to train an ANN. The final diagnosis information is finally processed by a
fault identification system (Figure 2.41).
The overall structure of these techniques is very similar, and the main differ-
ences are related to the various feature extraction techniques that can be used and
the number of nodes/layers of the neural network. Typically, the most common
feature extraction approaches are based on the Clark transformation [146], DWT
[147], principal component analysis [148] or 3D current state space [149]. Despite
these, more advanced techniques allow for an intelligent diagnostic without
detailed background knowledge of the drive system; they are relatively complex
and require high tuning effort to implement and train the neural networks.
vDC VSI
AC
Sn motor
Estimated vn Voltage
voltage measurement
Fault
v̂n Diagnostic variables identification
calculation system
integrated circuits and optocouplers (for galvanic insulation) are used to get data
regarding the VSI output voltages. Then, the diagnostic strategy follows the similar
approach as the ones based on additional voltage sensors, where the sensed voltage
information (which may not be exactly the real inverter output voltage) together
with the DC bus measurement that is typically available, is compared with the
estimated output voltages, calculated based on the gate command signals provided
by the control system or through a mathematical model. Naturally, by using simpler
hardware, a good diagnostic performance can be achieved with lower costs, com-
paring to the use of dedicated voltage sensors. Nevertheless, these approaches have
the same disadvantages related to the use of additional voltage sensors, meaning
that extra tuning effort is required to adjust the time delay values according to
electronics propagation times.
A more dedicated circuit can be integrated with the device triggering circuit,
allowing to achieve open-circuit and short-circuit fault detections in less than 10 ms
[166]. However, the analogue circuit requires some voltage measurements, which
increases the system complexity, and the technique cannot be applied to all power
devices since it strongly depends on the power device characteristics.
Available control variables
With the aim to avoid the use of additional voltage sensors or any kind of extra
hardware, other voltage-based approaches have been developed relying on the use
of voltage variables that can be obtained indirectly from the control system as
depicted in Figure 2.43.
In closed-loop vector controlled drives, the reference voltage signals vn
available in the voltage loop, can be compared with the estimated machine voltages
^v n , calculated using a flux observer [167,168]. The machine parameters may
change according to the operating conditions, and therefore, the diagnostic per-
formance and robustness of these approaches can be negatively affected.
VSI
*
vn AC
motor
Flux in Current
observer measurement
v̂n Fault
Diagnostic variables identification
calculation system
Since the inverter output current signals are available in standard VSI fed
drives, other approaches were developed taking into account the implementation of
a current-based flux observer that can be used to estimate the motor terminal vol-
tages [169]. As a result, this approach can be applied to a great variety of closed-
loop control systems, such as the ones based on direct torque control (DTC) and
vector control.
More specific voltage-based diagnostic methods can be developed according to
the PWM strategy used. Considering this, a dedicated fault diagnostic approach for
vector controlled drives based on space vector PWM was developed [170,171]. The
diagnostic principle takes into account the monitoring of the voltage vector in
the complex plane, and depending on the vector speed and faulty device, the
reference voltage vector is forced in one characteristic sector during a much longer
time-period than in the case of some other ones.
In opposition to the previous diagnostic methods based on additional sensors or
hardware, due to the fact that these techniques only rely on voltage signals avail-
able from the control system, they are simpler to implement. However, as main
disadvantage, it is pointed out the longer detection times that became similar to the
ones related to current-based approaches.
On the other hand, redundant topologies are more expensive but present the
advantage of integrally saving the drive system operation.
a
AC
b motor
c
(a)
a
AC
b motor
c
n
(b)
vectors, six active vectors (V1–V6) and two zero vectors (V7 and V8) are generated
by the inverter to control the machine [Figure 2.45(a)].
Under post-fault operating conditions, one of the motor phases is directly
connected to the DC bus and therefore, its corresponding voltage is imposed, while
the other phases are supplied by the remaining healthy inverter legs. As a result,
the motor is fed by an asymmetrical power converter topology (four-switch three-
phase power converter), that will control the motor by generating four active
non-balanced voltage space vectors, as shown in Figure 2.45(b).
Comparing the post-fault operation with the healthy case, it becomes clear that
the maximum voltage phasor amplitude r becomes limited to one-half of the ori-
ginal value. Consequently, and despite this post-fault reconfiguration allows for
rated torque operation, in order to maintain acceptable torque ripple/pulsation, the
operating speed must be limited to 50% of the motor rated speed value.
Depending on the control scheme used to control the motor speed, other
actions may be required in order to allow the proper drive operation. For the case of
a vector control strategy employing hysteresis current controllers, due to the direct
control of each motor phase current, no additional software changes are required.
For the case where a different modulation strategy such as space vector mod-
ulation (SVM) is used, and since under post-fault operating conditions it is not
possible to generate zero voltage vectors, the modulation scheme must be adapted.
For this specific situation, and with the aim to compensate for the generation of
zero vectors, the remaining time can be compensated by using two vectors with
opposite direction, applied in a flyback mode for the same amount of time. Con-
sequently, the flux linkage vector trajectory travels back and forward for the same
period of time, resulting in the generation of virtual zero vector [181–188]. Also
related to this modulation approach, other issues may arise due to the voltage
unbalance across the DC bus capacitors. Under these circumstances, the generated
voltage vectors become even more distorted, which may lead to a large DC link
⎛ 1 1 ⎞ ⎛1 1 ⎞ ⎛ 1 ⎞
V3 ⎜ − VDC ; VDC ⎟ V2 ⎜ VDC ; VDC ⎟ V2 ⎜ 0; VDC ⎟
⎝ 3 3 ⎠ ⎝3 3 ⎠ ⎝ 3 ⎠
VDC VDC
r= r=
r 3 2 3
r
V7
⎛ 2 ⎞ V8 ⎛2 ⎞ ⎛ 1 ⎞ ⎛1 ⎞
V4 ⎜ − VDC ;0 ⎟ V1 ⎜ VDC ;0 ⎟ V3 ⎜ − VDC ;0 ⎟ V1 ⎜ VDC ;0 ⎟
⎝ 3 ⎠ ⎝3 ⎠ ⎝ 3 ⎠ ⎝3 ⎠
⎛ 1 ⎞ ⎛1 1 ⎞ ⎛ 1 ⎞
V5 ⎜ − VDC ; −
1
VDC ⎟ V6 ⎜ VDC ; − VDC ⎟ V4 ⎜ 0; − VDC ⎟
⎝ 3 3 ⎠ ⎝3 3 ⎠ ⎝ 3 ⎠
(a) (b)
Figure 2.45 Voltage space vector representation under: (a) normal operating
conditions and (b) Phase A connection to the capacitors midpoint
54 Diagnosis and fault tolerance
voltage ripple. This situation has been also investigated and dedicated modulation
strategies have been proposed in order to compensate for this problem [189–193].
Regarding DTC variable speed drives, the control strategy must be also
changed in order to optimise the drive overall performance. As explained before,
since under post-fault operating conditions the voltage vectors generation is dif-
ferent, the typical switching table derived for the normal DTC implementation must
be modified by adapting the voltage vectors selection for each new sector [194–
198].
⎛2 1 ⎞
B ⎜ VDC ; VDC ⎟ C B
⎝9 3 ⎠
⎛ 2 1 ⎞ 3VDC
C ⎜ − VDC ; VDC ⎟ Average coordinates r=
⎝ 9 3 ⎠ calculation 4 3
r
D A
⎛ 2 1 ⎞
E ⎜ − VDC ; − VDC ⎟
⎝ 9 3 ⎠
⎛2 1 ⎞
F ⎜ VDC ; − VDC ⎟
⎝9 3 ⎠ E F
Figure 2.46 Voltage space vector limits for the neutral connection to capacitors
midpoint
Voltage-source inverter-fed drives 55
In terms of other control software modifications and with the aim to reach the
same magneto-motive force obtained under normal operatingpconditions,
ffiffiffi in this
topology, the motor phase currents must increase by a factor of 3 with an imposed
phase-shift of 60 between the healthy phases. This control adaptation is mandatory
for vector controlled drives using hysteresis current controllers. Hence, if rated
torque operation is mandatory, both the machine and the VSI must be oversized by
an equivalent factor, leading to an increasing of the overall system cost. On the
contrary, it can also be guaranteed that
pffiffiffiunder post-fault operating conditions the
available torque must be limited to 1= 3 of the machine rated value. Additionally,
more power losses are generated due to the larger current values.
As mentioned previously, this reconfiguration does not allow the converter to
generate zero voltage vectors. Therefore, the same post-fault control optimisations
used for the phase connection to the capacitors midpoint topology, can also be
applied to SVM or DTC techniques.
a
AC
b motor
c
(a)
a
AC
b motor
c
n
(b)
For the first topology, the converter faulty phase is connected to an extra
inverter leg through the use of a triac, one for each phase [Figure 2.47(a)]. Simi-
larly, the second topology comprises the machine neutral point connection to an
inverter additional leg [Figure 2.47(b)].
A different group of less common redundant topologies based on two-level
VSI series configurations will be also addressed.
AC
motor
(a)
AC
motor
(b)
Acknowledgement
This work was supported by the European Regional Development Fund (ERDF)
through the Operational Programme for Competitiveness and Internationalization
(COMPETE 2020), under Project POCI-01-0145-FEDER-029494, and by National
Funds through the FCT – Portuguese Foundation for Science and Technology,
under Projects PTDC/EEI-EEE/29494/2017 and UID/EEA/04131/2013.
References
[1] S. Nandi, H. A. Toliyat and X. Li, ‘‘Condition monitoring and fault diagnosis
of electrical motors—a review’’, IEEE Transactions on Energy Conversion,
Vol. 20, No. 4, pp. 719–729, 2005.
[2] P. J. Tavner, ‘‘Review of condition monitoring of rotating electrical machines’’,
IET Electric Power Applications, Vol. 2, No. 4, pp. 215–247, 2008.
[3] P. Zhang, Y. Du, T. G. Habetler and B. Lu, ‘‘A survey of condition mon-
itoring and protection methods for medium-voltage induction motors’’, IEEE
Transactions on Industry Applications, Vol. 47, No. 1, pp. 34–46, 2011.
[4] W. T. Thomson and I. D. Stewart, ‘‘Online current monitoring for fault
diagnosis in inverter fed induction motors’’, Third International Conference
on Power Electronics and Variable-Speed Drives, pp. 432–435, 1988.
[5] G. B. Kliman, R. A. Koegl, J. Stein, R. D. Endicott and M. W. Madden,
‘‘Noninvasive detection of broken rotor bars in operating induction motors’’,
IEEE Transactions on Energy Conversion, Vol. 3, No. 4, pp. 873–879, 1988.
[6] J. A. Antonino-Daviu, A. Quijano-Lopez, V. Fuster-Roig and C. Nevot,
‘‘Case stories of induction motors fault diagnosis based on current analysis’’,
PCIC Europe, pp. 1–9, 2016.
[7] A. Yazidi, H. Henao, G. A. Capolino, M. Artioli, F. Filippetti and
D. Casadei, ‘‘Flux signature analysis: an alternative method for the fault
diagnosis of induction machines’’, IEEE Russia Power Tech, pp. 1–6, 2005.
[8] J. S. Hsu, ‘‘Monitoring of defects in induction motors through air-gap torque
observation’’, IEEE Transactions on Industry Applications, Vol. 31, No. 5,
pp. 1016–1021, 1995.
[9] S. F. Legowski, A. H. M. Sadrul Ula and A. M. Trzynadlowski, ‘‘Instanta-
neous stator power as a medium for the signature analysis of induction
motors’’, Conference Record of the IEEE Industry Applications Conference,
Vol. 1, pp. 619–624, 1995.
[10] J. Milimonfared, H. M. Kelk, S. Nandi, A. D. Minassians and H. A. Toliyat,
‘‘A novel approach for broken-rotor-bar detection in cage induction
Voltage-source inverter-fed drives 59
IEEE Transactions on Industrial Electronics, Vol. 56, No. 11, pp. 4727–
4739, 2009.
[25] B. M. Ebrahimi, J. Faiz and B. N. Araabi, ‘‘Pattern identification for
eccentricity fault diagnosis in permanent magnet synchronous motors using
stator current monitoring’’, IET Electric Power Applications, Vol. 4, No. 6,
pp. 418–430, 2010.
[26] B. M. Ebrahimi and J. Faiz, ‘‘Configuration impacts on eccentricity fault
detection in permanent magnet synchronous motors’’, IEEE Transactions on
Magnetics, Vol. 48, No. 2, pp. 903–906, 2012.
[27] J. Hong, S. Park, D. Hyun, et al., ‘‘Detection and classification of rotor
demagnetization and eccentricity faults for PM synchronous motors’’, IEEE
Transactions on Industry Applications, Vol. 48, No. 3, pp. 923–932, 2012.
[28] B. M. Ebrahimi and J. Faiz, ‘‘Diagnosis and performance analysis of three-
phase permanent magnet synchronous motors with static, dynamic and
mixed eccentricity’’, IET Electric Power Applications, Vol. 4, No. 1, pp. 53–
66, 2010.
[29] M. Sumislawska, K. N. Gyftakis, D. F. Kavanagh, M. McCulloch, K. J.
Burnham and D. A. Howey, ‘‘The impact of thermal degradation on prop-
erties of electrical machine winding insulation material’’, IEEE Transactions
on Industry Applications, Vol. 52, No. 4, pp. 2951–2960, 2016.
[30] C. Zoeller, M. A. Vogelsberger, T. M. Wolbank and H. Ertl, ‘‘Impact of SiC
semiconductor switching transition speed on insulation health state mon-
itoring of traction machines’’, IET Power Electronics, Vol. 9, No. 15,
pp. 2769–2775, 2016.
[31] R. M. Tallam, T. G. Habetler and R. G. Harley, ‘‘Experimental testing of a
neural-network-based turn-fault detection scheme for induction machines
under accelerated insulation failure conditions’’, 4th IEEE SDEMPED,
2003, pp. 58–62.
[32] A. Siddique, G. S. Yadava and B. Singh, ‘‘A review of stator fault mon-
itoring techniques of induction motors’’, IEEE Transactions on Energy
Conversion, Vol. 20, No. 1, pp. 106–114, 2005.
[33] K. N. Gyftakis and A. J. M. Cardoso, ‘‘A new space vector approach to
detect stator faults in induction motors’’, IEEE WEMDCD 2017, Nottingham,
UK, 2017.
[34] G. Joksimovic and J. Penman, ‘‘The detection of interturn short-circuits in
the stator windings of operating motors’’, IEEE Transactions on Industrial
Electronics, Vol. 47, No. 5, pp. 1078–1084, 2000.
[35] H. Henao, C. Demian and G. A. Capolino, ‘‘A frequency-domain detection
of stator winding faults in induction machines using an external flux sensor’’,
IEEE Transactions on Industry Applications, Vol. 39, No. 5, pp. 1272–1279,
2003.
[36] S. M. A. Cruz and A. J. M. Cardoso, ‘‘Diagnosis of stator inter-turn short-
circuits in DTC induction motor drives’’, IEEE Transactions on Industry
Applications, Vol. 40, No. 5, pp. 1349–1360, 2004.
Voltage-source inverter-fed drives 61
[37] S. Nandi, ‘‘A detailed model of induction machines with saturation extend-
able for fault analysis’’, IEEE Transactions on Industry Applications,
Vol. 40, No. 5, pp. 1302–1309, 2004.
[38] H. A. Toliyat, S. Nandi, S. Choi and H. Meshgin-Kelk, ‘‘Electric Machines
Modelling, Condition Monitoring and Fault Diagnosis’’, Boca Raton, FL:
CRC Press, Taylor and Francis Group, pp. 118, 2013.
[39] K. N. Gyftakis, M. Drif and A. J. M. Cardoso, ‘‘Thorough investigation of
the third current harmonic in delta-connected induction motors suffering
from a stator inter-turn fault’’, IEEE SDEMPED 2015, Guarda, Portugal,
2015.
[40] A. Stavrou, H. Sedding and J. Penman, ‘‘Current monitoring for detecting
inter-turn short-circuits in induction motors’’, IEEE Transactions on Energy
Conversion, Vol. 16, No. 1, pp. 32–37, 2001.
[41] A. J. M. Cardoso, S. M. A. Cruz and D. S. B. Fonseca, ‘‘Inter-turn stator
winding fault diagnosis in three-phase induction motors by Park’s vector
approach’’, IEEE Transactions on Energy Conversion, Vol. 14, No. 3,
pp. 595–598, 1999.
[42] S. M. A. Cruz and A. J. M. Cardoso, ‘‘Stator winding fault diagnosis in
three-phase synchronous and asynchronous motors, by the extended Park’s
vector approach’’, IEEE Transactions on Industry Applications, Vol. 37,
No. 5, pp. 1227–1233, 2001.
[43] J. K. Park, C. L. Jeong, S. T. Lee and J. Hur, ‘‘Early detection technique for
stator winding inter-turn fault in BLDC motor using input impedance’’, IEEE
Transactions on Industry Applications, Vol. 51, No. 1, pp. 240–247, 2015.
[44] B. M. Ebrahimi and J. Faiz, ‘‘Feature extraction for short-circuit fault
detection in permanent-magnet synchronous motors using stator-current
monitoring’’, IEEE Transactions on Power Electronics, Vol. 25, No. 10,
pp. 2673–2682, 2010.
[45] Y. S. Lee, K. T. Kim and J. Hur, ‘‘Finite-element analysis of the demagne-
tization of IPM-type BLDC motor with stator turn fault’’, IEEE Transactions
on Magnetics, Vol. 50, No. 2, pp. 1–4, 2014.
[46] S. T. Lee and J. Hur, ‘‘Detection technique for stator inter-turn faults in
BLDC motors based on third-harmonic components of line currents’’, IEEE
Transactions on Industry Applications, Vol. 53, No. 1, pp. 143–150, 2017.
[47] M. Jeong, J. Yun, Y. Park, S. B. Lee and K. N. Gyftakis, ‘‘Off-line flux
injection test probe for screening defective rotors in squirrel cage induction
machines’’, IEEE SDEMPED 2017, Tinos, Greece, 2017.
[48] C. D. Pitis, ‘‘Thermo-mechanical stresses of the squirrel cage rotors in
adverse load conditions’’, IEEE International Symposium on Electrical
Insulation, ISEI 2008.
[49] M. F. Cabanas, J. L. Ruiz Gonzalez, J. L. B. Sampayo, et al., ‘‘Analysis of
the fatigue causes on the rotor bars of squirrel cage asynchronous motors:
experimental analysis and modelling of medium voltage motors’’, Proc.
SDEMPED, pp. 247–252, 2003.
62 Diagnosis and fault tolerance
[149] F. Asghar, M. Talha and S. Kim, ‘‘A Matlab and Simulink based three-
phase inverter fault diagnosis method using three-dimensional features’’,
International Journal of Fuzzy Logic and Intelligent Systems, Vol. 16,
No. 3, pp. 173–180, 2016.
[150] M. Shahbazi, M. Zolghadri, P. Poure and S. Saadate, ‘‘Fast detection of
open-switch faults with reduced sensor count for a fault-tolerant three-
phase converter’’, Power Electronics, Drive Systems and Technologies
Conference, Tehran, pp. 546–550, 2011.
[151] M. Trabelsi, M. Boussak and M. Gossa, ‘‘PWM-switching pattern-based
diagnosis scheme for single and multiple open-switch damages in VSI-fed
induction motor drives’’, ISA Transactions, Vol. 51, No. 2, pp. 333–344,
2012.
[152] S. Ghorpade and S. R. Jagtap, ‘‘Detection and identification of open-circuit
faults in VSI-fed induction motor drive’’, IEEE International Conference
on Advanced Communications, Control and Computing Technologies,
Ramanathapuram, pp. 306–308, 2014.
[153] C. Shu, C. Ya-Ting, Y. Tian-Jian and W. Xun, ‘‘A novel diagnostic tech-
nique for open-circuited faults of inverters based on output line-to-line
voltage model’’, IEEE Transactions on Industrial Electronics, Vol. 63,
No. 7, pp. 4412–4421, 2016.
[154] Z. Li, Z. Bai, H. Ma and Y. Wang, ‘‘Fast open-transistor fault diagnosis
based on calculated bridge arm pole-to-pole voltages in voltage-source
inverters’’, IEEE 2nd Annual Southern Power Electronics Conference,
Auckland, 6 pp., 2016.
[155] B. Cai, Y. Zhao, H. Liu and M. Xie, ‘‘A data-driven fault diagnosis meth-
odology in three-phase inverters for PMSM drive systems’’, IEEE Trans-
actions on Power Electronics, Vol. 32, No. 7, pp. 5590–5600, 2017.
[156] R. L. A. Ribeiro, C. B. Jacobina, E. R. C. Silva and A. M. N. Lima, ‘‘Fault
detection of open-switch damage in voltage-fed PWM motor drive sys-
tems’’, IEEE Transactions on Power Electronics, Vol. 18, No. 2, pp. 587–
593, 2003.
[157] M. Alavi, D. Wang and M. Luo, ‘‘Short-circuit fault diagnosis for three-
phase inverters based on voltage-space patterns’’, IEEE Transactions on
Industrial Electronics, Vol. 61, No. 10, pp. 5558–5569, 2014.
[158] V. Gomathy and S. Selvaperumal, ‘‘Fault detection and classification with
optimization techniques for three phase single inverter circuit’’, Journal of
Power Electronics, Vol. 16, No. 3, 14 pp., 2016.
[159] Z. Li, Y. Wang, H. Ma and L. Hong, ‘‘Open-transistor faults diagnosis in
voltage-source inverter based on phase voltages with sliding-window
counting method’’, 42nd Annual Conference of the IEEE Industrial Elec-
tronics Society, Florence, pp. 435–440, 2016.
[160] A. Adouni, B. Francois and L. Sbita, ‘‘Open-circuit fault detection and
diagnosis in pulse-width modulation voltage source inverters based on
novel pole voltage approach’’, Transactions of the Institute of Measurement
and Control, Vol. 38, No. 7, pp. 795–804, 2016.
Voltage-source inverter-fed drives 71
[186] Q.-T. An, L. Sun, K. Zhao and T. M. Jahns, ‘‘Scalar PWM algorithms for
four-switch three-phase inverters’’, Electronics Letters, Vol. 46, No. 13,
pp. 900–902, 2010.
[187] H. S. Alavije and M. Akhbari, ‘‘Investigation of induction motor drive
behavior in low-cost fault tolerant control for electric vehicles’’, Interna-
tional Power Engineering and Optimization Conference, pp. 176–181, 6–7
2011.
[188] S. Bhattacharya, P. Deb, S. K. Biswas and S. K. Chowdhury, ‘‘A compre-
hensive study of modulation strategies for three phase low cost PWM
converter’’, International Journal of Engineering Science and Technology,
Vol. 3, No. 7, pp. 5772–5777, 2011.
[189] F. Blaabjerg, D. O. Neacsu and J. K. Pedersen, ‘‘Adaptive SVM to com-
pensate DC-link voltage ripple for four-switch three-phase voltage-source
inverters’’, IEEE Transactions on Power Electronics, Vol. 14, No. 4,
pp. 743–752, 1999.
[190] D. Sun, X. Liu, L. Shang and Y. B. Ivonne, ‘‘Four-switch three-phase
inverter fed DTC system considering DC-link voltage imbalance’’, Inter-
national Conference on Electrical Machines and Systems, pp. 1068–1072,
2008.
[191] S. Kazemlou and M. R. Zolghadri, ‘‘Direct torque control of four-switch
three phase inverter fed induction motor using a modified SVM to com-
pensate dc-link voltage imbalance’’, International Conference on Electric
Power and Energy Conversion Systems, pp. 1–6, 2009.
[192] H.-H. Lee, P. Q. Dzung, L. D. Khoa and L. M. Phuong, ‘‘Development of
space vector PWM for four switch three phase inverter fed induction motor
with DC-link voltage imbalance’’, IEEE International Conference on
Industrial Technology, pp. 1–6, 2009.
[193] H.-H. Lee, P. Q. Dzung, L. D. Khoa and L. M. Phuong, ‘‘Optimized
adaptive space vector pulse width modulation for four switch three phase
inverter under DC-link voltage ripple condition’’, IEEE Region 10 Con-
ference, pp. 1–6, 2009.
[194] D. Sun, Z. He, Y. He and Y. Guan, ‘‘Four-switch inverter fed PMSM DTC
with SVM approach for fault tolerant operation’’, IEEE International
Electric Machines & Drives Conference, Vol. 1, pp. 295–299, 2007.
[195] B. Wang, Y. He and Y. B. Ivonne, ‘‘Four switch three phase inverter fed
PMSM DTC system with nonlinear perpendicular flux observer and sliding
mode control’’, International Conference on Electrical Machines and Sys-
tems, pp. 3206–3211, 2008.
[196] Y. B. Ivonne, D. Sun and Y.-K. He, ‘‘Study on inverter fault-tolerant
operation of PMSM DTC’’, Journal of Zhejiang University SCIENCE A,
Vol. 9, No. 2, pp. 156–164, 2008.
[197] S. B. Ozturk, W. C. Alexander and H. A. Toliyat, ‘‘Direct torque control
of four-switch brushless DC motor with non-sinusoidal back EMF’’,
IEEE Transactions on Power Electronics, Vol. 25, No. 2, pp. 263–271,
2010.
74 Diagnosis and fault tolerance
1
CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Portugal
2
Polytechnic Institute of Leiria, Portugal
78 Diagnosis and fault tolerance
Variable reluctance stepper motors, on the other hand, are designed as torque
motors, with a limited speed range, to maintain step-integrity rather than to achieve
efficient power conversion. The variable reluctance stepper motor phases are
usually fed with a square wave current without rotor position feedback [1].
The SRM presents salient poles on both stator and rotor. The winding is placed
on the stator in the form of concentrated coils. Each phase winding comprises two
coils, commonly wound on diametrically opposite poles. The coils of a phase can
be connected in series or parallel, but they must generate addictive magnetic fluxes.
In the present text, the most common situation of a series connection between the
coils of a phase will be assumed. This connection naturally ensures a more
balanced distribution of the radial forces.
To enable torque production and to obtain a machine with self-starting capability
for any rotor position, the SRM design must avoid areas of constant inductance and
ensure there is always a stator phase for which a variation of the rotor position implies
an increasing of the inductance. For that, the number of poles in the stator (NS) and the
number of poles in the rotor (NR) must be different (usually NS>NR) [2,3].
Several combinations of stator and rotor pole numbers have been presented
over the years; however, when considering fault-tolerant applications, the follow-
ing considerations must be taken:
● The number of phases must be as high as possible to assure a smaller impact
when a motor phase is disabled.
● The phase operation independency must be assured both in the motor and in
the power converter.
However, motors with a high number of phases, such as 5 or 7, will have lower
torque density, because torque density is directly related to the ratio between the
maximum and minimum inductances. This ratio decreases with the increasing of
the number of poles. In addition, the increment of the number of motor phases leads
to higher commutation frequencies and higher losses [2].
Thus, the most common SRM drives are the four-phase 8/6 SRM (NS ¼ 8
and NR ¼ 6) and the three-phase 6/4 SRM (NS ¼ 6 and NR ¼ 4), both presented in
Figure 3.1. However, the three-phase 6/4 SRM has a higher torque ripple, due to
significant torque dips, and in case of a phase open-circuit fault, the motor has some
positions where the self-starting capability is lost.
During motoring mode, each SRM phase is fed if its inductance increases with
the desired rotational movement of the shaft. Figure 3.2 exemplifies how an 8/6
SRM works. It can be easily seen that the motor develops small displacements
(steps) for each excited phase.
The value of these small displacements, designated as step angle or stroke
angle, is given by
2p
e¼ (3.1)
mNR
where m is the number of stator phases, usually equal to half of the number of stator
poles (NS).
Switched reluctance machine drives 79
A1 C1
B1 D2
C1 B1
A1 A2
B2 C2
D1 B2
A2 C2
(a) (b)
Figure 3.1 Cross section of: (a) 6/4 SRM (b) 8/6 SRM
It can be also concluded that, for the rotor to perform a complete rotation, mNR
steps are required, and each phase is excited NR times (equally spaced in time in the
case of constant speed) developing motoring torque between the unaligned position
and the aligned position.
1. The aligned position
When the rotor is in a position where the symmetry axis of its polar zone is
aligned with a phase, as show in Figure 3.3 for phase A, then this phase is in
the aligned position.
If phase A is driven by a current, no torque is created by that current because
the air gap in this position takes its minimum value; a position of maximum
inductance. However, if there is a small displacement in the rotor, this current
already produces a torque that will cause the rotor to recover the position of the
initial alignment.
Because the flux path has a minimum length in the air gap, the current at
which saturation begins is very small compared with other rotor positions,
particularly the unaligned position. Thus, in the aligned position, magnetic
saturation phenomena is very common, as can be seen in Figure 3.4 were a
complete set of magnetization curves, for several rotor positions and different
magneto-motive forces generated by the phase current, are presented.
2. The unaligned position
When the rotor is in a position where the symmetry axis of its interpolar zone is
aligned with a phase, then this phase is in the unaligned position, as show in
Figure 3.5, for phase A.
If the phase is driven by a current, no torque is developed because the air gap
in this position assumes its maximum value, thus the phase inductance presents
its minimum value. However, in the case of a small displacement in the rotor,
this current will produces a torque that will take the rotor to the next alignment
position. Thus, the unaligned position is a position of unstable equilibrium.
80 Diagnosis and fault tolerance
Phase currents
IA
0
0 /8 /6 /4 /3
IB
0
0 /8 /6 /4 /3
IC
0
0 /8 /6 /4 /3
ID
0
0 /8 /6 /4 /3
Phase-developed torque
T
0
0 /8 /6 /4 /3
Rotor position [rad]
Phase A
Phase B
Phase C
Phase D
Figure 3.2 Working principle of a four-phase SRM with eight poles in the stator
and six poles in the rotor (8/6 SRM)
3. Other positions
Between the unaligned position and the aligned position, the phase inductance pre-
sents a positive rate of change; thus, the phase current produces a motoring torque.
Beyond the aligned position, the phase inductance presents a negative rate of
change; thus, the resulting torque will be negative, i.e. contrary to the rotational
movement of the shaft.
Close to the aligned and unaligned positions, the inductance rate of change is
small, allowing a fast change of the phase current. The greatest variation of the
phase inductance occurs, obviously, during the overlap of the stator and rotor
poles, as presented in Figure 3.6.
Switched reluctance machine drives 81
C1
B1 D2
A1 A2
D1 B2
C2
Aligned position
Unaligned position
0
0 Phase current [A]
dW 0 ðq; I Þ
T¼ (3.2)
dq
82 Diagnosis and fault tolerance
C1
B1 D2
A1 A2
D1 B2
C2
Lower current
Higher current
L [H]
0
Aligned Unaligned position Aligned
position Rotor position position
where I is the phase current, q is the rotor angular position and W0 is the magnetic
co-energy, due to the magnetic flux generated by the phase current, defined as
ðI
W 0 ðq; I Þ ¼ yðq; iÞdi (3.3)
0
considering a constant value of the phase current, I, and the motor operating with
no magnetic saturation, the torque becomes:
I 2 dLðqÞ
T ðq; I Þ ¼ (3.5)
2 dq
where LðqÞ is the phase inductance at the rotor position q.
Considering the phase circuit, if the phase is fed by a voltage source, one
obtains
dy
u ¼ Ri þ (3.6)
dt
where u is the instantaneous value of the voltage applied to the phase, i is the
instantaneous value of the current and R the phase ohmic resistance. Thus, if the
supply voltage, US, is constant, one obtains
dyðqÞ US RiðqÞ
¼ (3.7)
dq w ðq Þ
where w is the rotor angular speed. Thus, the linkage flux, for the rotor position q1,
is given by
ð
1 q1
y ðq 1 Þ ¼ US RiðqÞ dq þ yðq0 Þ (3.8)
wðqÞ q0
For the performance analysis, in normal operating conditions, a complete inde-
pendency between phases can be considered. The phase is connected to the voltage
source when the rotor is positioned in q0 (ignition angle), near the unaligned
position, and the magnetic flux is established, every step, from zero, i.e. yðq0 Þ ¼ 0.
At the rotor angular position qC, designated as commutation angle, near the
aligned position, the phase voltage switch signal and the phase current start to
decrease until the extinguishment, flowing through freewheel diodes.
Due to the air-gap geometry and magnetic saturation, the SRM phase linkage
flux depends on both the rotor position and phase current resulting in a nonlinear
function difficult to interpolate. Several methods have been presented in the lit-
erature to model the SRM performance. Since early times, the most usual and
accurate way to do the performance analysis of a SRM is by a computational
approach model, where the magnetization curves are available in the form of
lookup tables [3–5].
Considering a constant value of the phase current and neglecting the phase
resistance, the energy delivered by the source to the motor between q0 and qC is
W ¼ y ðq C ; I Þ I (3.9)
and the mechanical energy developed in the shaft is
W 0 ðqC ; I Þ
Wmt ¼ w ð t C t 0 Þ ¼ W 0 ðq C ; I Þ (3.10)
qC q 0
84 Diagnosis and fault tolerance
At the commutation angle, part of the energy delivered by the source between q0
and qC is stored in the magnetic field, being given by
Wfc ¼ W Wmt (3.11)
After qC, part of this energy is used to produce mechanical energy, developed in the
shaft, Wmd , and part is returned to the source, WR.
As it can be seen, saturation is desired, because high levels of saturation lead to
a better energy ratio, E, proposed by Lawrenson et al., and defined as
WD
E¼ (3.12)
W D þ WR
where WD is the energy developed in the air gap (WD ¼ Wmt þ Wmd ) [2].
Figure 3.7 Asymmetrical H-bridge converter. Controller circuit with two active
switches per phase
torque can be obtained whenever the rotor is between the unaligned and the aligned
positions. Thus, each phase can produce a unidirectional torque during half of the
rotor pole pitch, being the SRM controlled by supplying appropriately each phase
between the ignition angle (q0) and the commutation angle (qC).
Having chosen the power electronics converter topology, it is now important to
analyse the normal operation of the drive. Consider an 8/6 SRM powered by the
circuit of Figure 3.7.
Phase A voltage
US
0
–US
θ0 θC
Phase A current
IA
0
θ0 θC
Phase A linkage flux
A
0
θ0 θC
Torque
Phase A
SRM torque
Load torque
T
0
Unaligned Aligned Unaligned Aligned Unaligned
position position position position position
Rotor position [rad]
Phase A voltage
US
0
–US
θ0 θC
Phase A current
IA
0
θ0 θC
Phase A linkage flux
A
0
θ0 θC
Torque
Phase A
SRM torque
Load torque
T
0
Unaligned Aligned Unaligned Aligned Unaligned
position position position position position
Rotor position [rad]
amplitude, the phase terminals are short-circuited resulting in a null phase voltage,
as can be seen in Figure 3.9.
To apply the positive voltage US, the switches SAH and SAL must be turned
ON. To short-circuit the phase terminals, a freewheeling circuit is created by
switching the designated chopping switch, SAH or SAL, from ON to OFF. Thus, if
SAH is the chopping switch, SAL will remain ON, and the phase current is estab-
lished by a freewheel circuit comprehending both SAL and DAL.
Whenever the torque ripple minimization is highly relevant for the application,
torque control can be achieved with the definition of a proper phase current profile,
based on a profound knowledge of each individual machine and requiring a current
sensor per phase, since the current reference value is not constant along the mag-
netization period [8–12].
DAH DAH
SAH SAH
US US
DAL DAL
SAL SAL
(a) (b)
1
Concentrated winding disables end turns overlap, reducing wire vibration, and thus wire break is mostly
expected at the coils terminals.
Switched reluctance machine drives 91
nref
Reference speed
0.95nref SRM speed
0.9nref
I [A]
0
T [N m]
SRM torque
Load torque
0
10 Failure 10.5 11 11.5 12 12.5
moment Time [s]
US
0
–US
I [A]
Load torque
SRM torque
Phase A
0
5.49 Failure 5.51 5.53 5.55
moment t [s]
0
–US
I [A]
Load torque
SRM torque
0 Phase A
0
–US
I [A]
1.1nref
Reference speed
SRM speed
nref
0
T
Load torque
SRM torque
Phase A
case of a short-circuit fault in the chopping switch are presented. In the case of a
short-circuit fault in the other active switch, the current will be lower, thus less
dangerous. In any case, it is impossible to apply negative voltages to the phase,
making it impossible to perform the following actions:
● Fast demagnetization. The phase demagnetization is performed with a null
phase voltage instead of a negative phase voltage.
● Current control, if the faulted switch is the chopping switch.
For both situations, the extinction angle will increase due to the non-application
of a negative voltage between qC and qq. Consequently, the developed torque
decreases and the torque ripple increases significantly.
When both phase switches are in a short-circuit fault condition, the phase
will be driven by current all the time. Only the winding resistance will limit the
phase current, and consequently an overcurrent situation will occur, which will, at
least, lead to the protection fuse to actuate. Until the fuse acts, there will be a
96 Diagnosis and fault tolerance
considerable decreasing of the drive speed and an increase of the current in the
remaining phases [15,18,27].
literature are based on a single electric current which is generally the DC bus
current. In applications where the torque ripple must be minimized, or where the
fault tolerance is a main feature, all phase currents are measured and used for fault
diagnosis.
in the effective inductance, and the time rate-of-change of the phase currents
exceeds normal levels.
This detector is fast acting, but its sensitivity is dependent on the restraining
threshold accuracy.
switch is only achieved in the case of short-circuit faults, because the respective
fault signatures are quite different. The method is not able to distinguish between
an open-circuit fault in one of the power switches and an open-circuit fault in the
phase winding.
The current sensor used measures a specific electric current which is the sum
of the electric currents that pass through the lower power switches. The power
converter used is a traditional half-bridge converter, presented in Figure 3.7. The
upper power switch is the chopping power switch used to control the phase current
amplitude, and the lower power switch, where the current is measured, is perma-
nently ON during the magnetization period, i.e. the time interval between the
ignition angle and the commutation angle. This means that the phase current is not
detected when the respective phase is being demagnetized, and both power
switches are turned off.
The estimation of the phase current considers two different regions in each
phase-magnetization period. When only one motor phase is being magnetized, the
current sensor measures the respective phase current. When two motor phases are
being simultaneously magnetized, two phase shifted PWM signals are used to turn
off the respective lower switch, which permits to detect the phase current of the
phase that keeps its lower power switch conducting. These PWM signals put the
respective phase in freewheeling mode or demagnetization mode during a very
short time interval and do not interfere significantly in the normal phase current
behaviour.
The method proposed by Gan et al. [30] needs complex mathematical com-
putation for wavelet packet decomposition which is a disadvantage. The fault sig-
natures are based on normal and abnormal values of the discrete degrees. The
authors do not explain if the values presented are suitable for other SRM drives
with different rated parameters. Moreover, the authors do not present the evolution
of the fault coefficients before and after the fault occurrence, and the time needed
for fault diagnosis is not also established. In the particular case of a power switch
short-circuit fault occurrence, a large time interval for fault diagnosis can be
inappropriate to promote the isolation of the fault and thus ensuring the integrity of
the remaining healthy motor windings and power electronic devices.
A different fault diagnosis scheme is proposed by Gan et al. in [31] based on
the spectrum components of a single electric current. A fast Fourier algorithm with
Blackman window interpolation is applied. The authors use a four-phase machine
and an asymmetric half-bridge converter. Open-circuit faults in one or two motor
phases are analysed. The fault diagnosis is established by the analysis of spectral
components at particular frequencies, which are the fundamental frequency of a
phase current and the respective second harmonic frequency. The following three
different current sensor positions are considered, individually:
● The power supply current, which is the electric current that flows from the
power supply to the several motor phases.
● The chopping bus current, which is the sum of the electric currents that pass
through the upper and chopping power switches of each motor phase.
Switched reluctance machine drives 101
PWM voltage control, and when two phases are magnetized at the same time, the
command signals of the respective power switches are the same. This means that
both phases are being magnetized or in freewheeling mode at the same time. The
upper power switch is used as the chopping power switch. The current sensor is
especially assembled and measures the difference between the sum of the electric
currents that flow from the upper diodes and the sum of the electric currents that
flow to the lower diodes. The fault diagnosis method is based on the measured
signal behaviour at particular regions and command signals states. The analysis is
divided in two regions for each motor phase. The first region is bounded by the
respective ignition angle and the commutation angle of the previous motor phase. The
second region is bounded by the commutation angle of the previous phase and
the ignition angle of the following phase. The positive, negative or zero amplitude of
the measured current denotes a status of 1, 1 or 0, respectively. The fault occurrence
conducts to a particular fault signature in the measured current status at specific
regions and states of the upper power switch command signals. The different fault
signatures achieved permits the fault diagnosis of open-circuit faults without switch
identification and short-circuit faults with fault element identification.
The proposed method presents a high diagnosis time which is particularly
inconvenient when in presence of a short-circuit fault, as known. To decrease the
diagnosis time it is proposed, in the same paper, a second fault diagnosis method
based on two current sensors. One measures the sum of the electric currents that
flow to the upper power switches, and the other measures the sum of the electric
currents that flow from the upper diodes. The theory applied is similar. A fault
event results in a particular fault signature that is defined by the status of each
measured electric current at each region and at each conductive state command of
the upper power switches.
The second fault diagnosis method proposed by Chen and Lu in [33] presents a
diagnosis time of two periods of the PWM control signal, after the fault event has
produced an impact in the phase current behaviour. However, these fault diagnosis
methods may not be applied in SRM drives with a different control strategy.
An increase of the phase current amplitude when one or both associated power
switches are turned off indicates a short-circuit event.
An open-circuit fault causes the decrease of the phase current amplitude when
both associated power switches are turned on. However, as it can be seen in
Figure 3.8, the decrease of the phase current may occur at healthy conditions,
in particular, at high speeds, when the stator and rotor poles are partially overlapped,
and the back electromotive force of the phase is higher than the supply voltage.
Marques et al. proposed in [35] a diagnostic technique for open- and short-
circuit faults diagnosis in a power switch, based on average values of phase cur-
rents. In order to achieve comparable values, at different speed and/or mechanical
load conditions, the authors used the average value of a normalized phase current
taking into account the reference current signal provided by the main control sys-
tem. The time interval for the average calculation corresponds to the period of each
phase current which is dependent on the mechanical speed and the number of rotor
poles.
At normal conditions, the average value of a normalized phase current can
assume values within the range between zero and one, depending on both speed and
mechanical load conditions. To overcome this problem, the authors proposed six
diagnostic variables for a four-phase machine. Each diagnostic variable corre-
sponds to the difference between two average normalized phase current values
(IAavIBav; IAavICav; IAavIDav; IBavICav; IBavIDav; ICavIDav). All possible
combinations are used for the diagnosis. The diagnostic variables are compared
with threshold values, which generate a unique fault signature, according to the
fault type and the faulty phase. Two threshold values are used; one for open-circuit
fault diagnosis and another one for short-circuit fault diagnosis.
After the open-circuit fault diagnosis, a test is performed to identify the faulty
power switch. The test forces one of the power switches of the faulty phase to turn
on (or kept turned on), while the other one is turned off. Then, the demagnetization
time is measured and related with the period of the phase current. If the relative
demagnetization time is small, the faulty element is the power switch that has been
forced to turn off. Otherwise, the faulty element is the other power switch.
Nevertheless, the identification of the open-circuited element cannot be established
if the fault occurs outside the magnetization period.
When a short-circuit fault is diagnosed, both power switches of the faulty
phase are turned off in order to quickly decrease the phase current amplitude. The
test is performed when the phase current has a small amplitude. The test is similar
to the test adopted for open-circuit faults. If the phase current rises, the faulty
element is the power switch that has been turned off. Otherwise, the faulty element
is the other power switch. After the identification of the faulty power switch, both
arm power switches are turned off.
The authors indicate that the time interval required for the fault diagnosis can be
equivalent to 8% of the phase current period, which is a small time interval when
compared to other methods. The fault diagnosis algorithm is not computationally
demanding because it requires a few and basic mathematical operations. However, the
method accuracy and diagnosis time is dependent on the two threshold values adopted.
104 Diagnosis and fault tolerance
equal to the phase current. If both power switches are turned off, the electric current
flows in the opposite direction, and the current that the power source provides to
the phase winding is negative and equal to minus the phase current. If one of the
power switches is turned on while the other one is turned off, there is no electric
current flowing between the power source and the phase winding.
If any one of the power switches is faulty, the phase current of the affected
phase has an unexpected path, and the fault is detected due to a difference between
the measured and the estimated DC bus currents. A short-circuit fault conducts to a
positive difference, while an open-circuit fault results in a negative difference. The
fault is detected as soon as it forces an abnormal phase current behaviour. To avoid
erroneous fault diagnoses, the fault is only considered if there is a difference
between the DC bus currents at two successive sampling times. The diagnosis time
is then of two sampling periods. The difference between the DC bus currents is
compared to the phase currents which permits the identification of the faulted
phase. The absolute value of this difference is equal to the faulted phase current
amplitude. The identification of the faulted power switch is immediately estab-
lished when the conductive command state of both power switches are different.
After an open-circuit diagnosis and if the faulted power switch has not been
already identified, a test is conducted to identify the faulted power switch. During
the test, one of the power switches is turned on, while the other one is turned off. If
the estimated current equals the measured DC bus current, the current path is
consistent with the command signals, and it can be concluded that the faulted
power switch is the power switch turned off. Otherwise, the faulted power switch is
the other one.
After a short-circuit diagnosis, the power switches of the faulted phase are both
turned off to avoid an excessive and uncontrollable phase current. If the faulted
power switch has not been already identified, the same test is conducted, as soon as
the phase current presents a small amplitude. If the phase current increases, it
means that the faulted power switch corresponds to the power switch that should be
turned off. Otherwise, the faulted power switch is the one that has been turned on.
The main disadvantage of the diagnostic method proposed by Gameiro and
Cardoso in [36] is the need for an additional current sensor. The diagnosis time
is the smallest diagnosis time achieved when a fault diagnosis method based in
current sensors is applied.
However, if the open-circuit fault in the power switch occurs outside the
magnetization period, the proposed method cannot identify the faulty element. The
fault is diagnosed, and the faulted phase is identified, due to the insignificant mean
value of the affected phase current. The identification of such faults in such con-
ditions is impossible if the diagnosis method uses only current sensors.
Most of the time, after a fault occurrence, the faulty phases may not or cannot
be magnetized, and the machine’s performance is clearly deteriorated.
Fault-tolerant strategies, based on software or/and hardware reconfiguration,
can promote improvements in the motor dynamic behaviour. Fault-tolerant control
strategies are prepared to adapt the control algorithm after fault detection. Those
strategies can be easily implemented, but normal operating conditions cannot be
restored if a single phase or multiple phases keep out of duty.
Fault-tolerant converters have been developed to completely or partially
restore the operation of a faulted phase. For that purpose, additional components,
that start operation after the fault occurrence, are introduced in the converter. Fault-
tolerant converters are obviously more expensive than conventional converters and
required more space available.
with three phases, four stator poles per phase, each pole having a single coil wound
around. Each phase has two channels. A channel is composed by two coils, which
are located in diametrically opposite stator poles, connected in series. Each phase
channel is supplied by an asymmetric half-bridge converter. The SRM drive pre-
sents the same fault impact, due to the absence of a channel, as a six-phase SRM,
when one of its phases is out of service. However, the control complexity is smaller
in the three-phase machine because the control signals may be the same for the two
channels of each motor phase.
Hu et al. proposed in [45] a fault-tolerant converter composed of a traditional
asymmetrical half-bridge converter and a fault-tolerant module which is a common
three-phase inverter (Figure 3.15). The machine used is also a 12/8 SRM with three
phases. Each phase has four coils connected in series and a midpoint node of
each phase winding which is electrically accessible. The windings are divided in
two parts, each of them composed of two coils. The outputs of the three-phase
inverter are connected to the midpoint node of each phase winding.
Under normal operating conditions, the three-phase inverter is not working,
and each motor phase-magnetization state is dictated by the control of the respec-
tive upper and lower power switches (SAH and SAL for phase A), as it occurs using
the traditional asymmetric half bridge.
If a fault takes place, either an open- or a short-circuit event, in the upper
power switch of a phase, an upper power switch of the three-phase inverter starts
operating. The fault is bypassed, the first part of the winding is electrically isolated,
and the second part of the winding continues its operation. For example, when SAH
has a fault or there is a fault in coils A1 or A2, the control signal of SAH is trans-
ferred to SA1. Then, the first part of phase A winding, coil A1 and coil A2, stays out
of service, and the second part, coil A3 and coil A4, can be working normally,
using the power switches SA1 and SAL and the diodes DAH and DA2. An identical
procedure is used when the fault affects a lower power switch or the second part of
a phase winding. In the case of phase A, the power switch SA2 starts conducting
when there is a fault in the second part of phase A winding or in the respective
lower power switch SAL. The control signal of SAL is transferred to SA2.
The SRM drive fault-tolerant converter proposed by Hu et al. in [45] allows
the operation of half of a faulty phase. However, a central node of the winding must
be electrically accessible to be connected to the fault-tolerant module. The number
Switched reluctance machine drives 111
of electrical connections, between the power converter and the machine, increases
when compared to traditional connections of the two end-windings of a motor phase.
When the fault-tolerant module is working, the DC bus voltage is applied to half of a
phase winding. Then, the coils must be designed with a higher rated voltage.
Due to the inability of some coils, when a fault-tolerant procedure is imple-
mented, the current phase measurement process must be different to the traditional
one. The authors suggest two solutions. The easiest solution is the use of two
current sensors per phase. One of the sensors measures the phase current at the
beginning (or at the end) of the winding and the other sensor measures the electric
current that flows to or from the fault-tolerant module. The second solution consists
of a special connection of a common electric current sensor. The first part and the
second part of the phase winding pass equally through the electric current sensor.
Under normal operating conditions, the measured electric current magnitude is
twice the phase current magnitude, and under fault-tolerant operating conditions,
those magnitudes are the same.
Hu et al. [46] proposed a fault-tolerant converter made up of a traditional
asymmetrical half-bridge converter and a fault-tolerant module which is a single-
phase full bridge inverter (Figure 3.16). The theory applied is based on the same
principles as the previous work, which is the promotion of a new path for the
electric current.
In his work, a 12/8 SRM is also used, and the windings structure is the same.
Each phase winding is electrically divided in three parts, and two inner electric
nodes are established to promote their electric connection to the fault-tolerant
module, when necessary. The first part of the winding is the first coil of the
respective phase. The second part is composed of the two subsequent coils, and the
third part is the last coil.
The fault-tolerant module is not permanently connected to the inner nodes. A
relay is activated whenever a fault occurs. The fault-tolerant module has two bridge
arms, each one containing two switches and two diodes. In case of a fault, a bridge
arm starts operating and does the work of one of the original arms, and one part of
the affected winding stays out of work. Due to the number of new connections that
can be made, the proposed fault-tolerant converter assures the operation of all
motor phases in a lot of scenarios. For example, if there is a fault in the upper power
switch of phase A, the relay J1 is closed and the upper power switch of the left arm
of the fault-tolerant module operates. Parts 2 and 3 of phase A keep operating, and
part 1 is inactivated. The same is done if the fault occurs in the first phase coil.
The right arm of the fault-tolerant module is activated to fulfil the role of a
lower power switch of the traditional asymmetric half-bridge converter. For
example, the relay J4 is closed when there is a fault in the lower power switch of
phase A (SAL) or in part 3 of the respective winding.
The lower power switch of the left arm of the fault-tolerant module can be used
when there is an open-circuit fault in part 2 of a phase winding, as well as the upper
power switch of the right arm of the fault-tolerant module. In these circumstances,
there are two independent electric circuits for the same motor phase. One of them
controls the magnetization of part 1, and the other one controls the magnetization of
part 3. For example, after an open-circuit fault in part 2 of phase A, relays J1 and J4
are closed. The magnetization of part 1 is done turning on the power switches SAH
and S2. The diodes DAL and D1 are conducting in freewheeling and/or demagneti-
zation modes. The magnetization of part 3 is assured by controlling the conductive
state of S3 and SAL. Identical analysis can be made for the others motor phases.
Beyond these fault scenarios, a power switch of the fault-tolerant module can
be shared by two motor phases when there is a fault affecting two motor phases
simultaneously. In these circumstances, there is some control dependence between
those two phases.
The fault-tolerant converter proposed by Hu et al in [46] assures that at least
half of a phase winding continues its operation after a fault occurrence. The dis-
advantages of this fault-tolerant power converter are similar to the disadvantages of
the fault-tolerant converter proposed in [45]. The connections between the power
converter and the machine are increased because two inner winding nodes must be
electrically accessible. Moreover, if the measurement of electric phase currents are
necessary for the control loop, special current sensors or additional current sensors
must be used, due to the change of the electric phase current flow whenever a
bridge arm of the fault-tolerant module is activated.
Special care must be taken when three of the four coils of a particular phase are
being magnetized: this operating condition leads to unbalance radial forces in the
rotor.
The fault-tolerant power converter proposed by Gameiro and Cardoso [47] has
some additional power switches that must be activated for hardware reconfigura-
tion after an open-circuit fault occurrence in a power switch (Figure 3.17). This
work considers a four phases 8/6 SRM. At normal operating conditions, a tradi-
tional asymmetric power converter is used.
After the fault occurrence in one of the power switches of the traditional
asymmetric power converter, an electrical connection is permanently established in
Switched reluctance machine drives 113
J3
J1
order to keep the affected phase in operation. That electrical connection may be
established by a simple electrical device, such as a relay.
Under fault conditions, a power switch is shared by two motor phases. For
example, if the power switch SAH fails, J1 is activated and the power switch SCH is
used to magnetize both phases A and C.
There is some control dependence between the motor phases that share a power
switch. However, the impact is not visible at low speed because the phases are
not adjacent, and they do not work simultaneously. At higher speed or higher
mechanical load levels, there are some time periods when both phases are con-
ducting. It is convenient to define the shared power switch as the chopping power
switch for current regulation proposes. If a voltage pulse control is used, a fault
control strategy must be taken to avoid generative phenomena. The authors suggest,
for those situations, to start the magnetization process of one of the phases that
share a power switch only after the other one is completely demagnetized.
Despite the control dependence between those phases, the achieved perfor-
mance is clearly better than when a phase is not working.
Since all power switches of the asymmetrical power converter may be shared
by two motor phases, under faulty operating conditions, their rated electric currents
must be twice the rated current of a power switch used by a single motor phase.
Oliveira et al. proposed, in [48], to apply a fault-tolerant converter based in a
common three-phase bridge inverter in three-phase SRM drives (Figure 3.18). The
phases are star connected and the neutral node is connected at the midpoint of two
series connected capacitors, which permits the independent control of all motor
phases. The electrical connections are the same either at normal or faulty operating
conditions. The magnetization of each motor phase can be made by turning on any
of the power switches of the respective bridge arm. The choice of the conducting
switch, in normal operating conditions, depends on the voltage levels of each
capacitor. This means that, during normal operating conditions, the phase current
is bidirectional. The voltage applied to the phase winding is half of the DC bus
114 Diagnosis and fault tolerance
C1 +
S1 S3 S5
Phase A
R
Phase B
S
T
Phase C
C2 +
S4 S6 S2
1 C1 +
2 VDC
S1 S3 S5
T1 Phase A
R
Phase B
S T2
T
T3 Phase C
1 C2 +
2 VDC
S4 S6 S2
voltage, but all power switches must be prepared to support the DC bus voltage.
The freewheeling mode is not possible.
After an open-circuit fault in one of the power switches, the healthy power
switch of the affected motor phase will be the only one responsible for its mag-
netization, and the respective phase current is then unidirectional. The other phases
must be appropriately controlled to guarantee the voltage balance at the terminals
of each capacitor.
Lee et al. [49] proposed a fault-tolerant power converter also based on a common
three-phase bridge inverter, similar to that adopted in AC drives (Figure 3.19) with
additional power electronic devices and electrical connections.
Switched reluctance machine drives 115
When an open-circuit fault occurs in a power switch, the affected motor phase
can keep its operation. For that, a TRIAC is activated and establishes the connec-
tion of the affected phase to a midpoint of the DC bus. Due to the star configura-
tion, there are, always, two phases conducting, and the respective electric currents
are symmetrical. This control dependency implies that each phase is in conduction
over an extended time interval. When an asymmetric half-bridge converter is
used, it is necessary half of that time interval to obtain equal torque output. This
converter topology is, for this reason, criticized by several authors, taking as an
example Clothier and Mecrow [50].
The adopted control strategy essentially divides each control cycle in three
operating modes. In each mode there is a conducting phase which is responsible for
the production of significant electromagnetic torque. The respective phase current is
properly regulated. The other phase that is simultaneously in conduction produces a
relatively small electromagnetic torque, sometimes positive and sometimes negative.
In the case of an open-circuit fault situation, in one of the power switches, the
control signals of the power switches associated to the affected phase are inhibited.
The control signals of the remaining power switches are identical to those of nor-
mal operation. This topology reduces the voltage applied after the activation of one
of the TRIACs.
Acknowledgement
This work was supported by the European Regional Development Fund (ERDF)
through the Operational Programme for Competitiveness and Internationalization
(COMPETE 2020), under Project POCI-01-0145-FEDER-029494, and by National
Funds through the FCT – Portuguese Foundation for Science and Technology,
under Projects PTDC/EEI-EEE/29494/2017 and UID/EEA/04131/2013.
References
[34] G. Han, H. Chen, X. Shi and Y. Wang, ‘‘Phase current reconstruction strat-
egy for switched reluctance machines with fault-tolerant capability’’, IET
Electric Power Applications, vol. 11, no. 3, pp. 399–411, 2017.
[35] J. F. Marques, J. O. Estima, N. S. Gameiro and A. J. M. Cardoso, ‘‘A new
diagnostic technique for real-time diagnosis of power converter faults in
switched reluctance motor drives’’, IEEE Transactions on Industry Appli-
cations, vol. 50, no. 3, pp. 1854–1860, 2014.
[36] N. S. Gameiro and A. J. M. Cardoso, ‘‘A new method for power converter
fault diagnosis in SRM drives’’, IEEE Transactions on Industry Applica-
tions, vol. 48, no. 2, pp. 653–662, 2012.
[37] P. Dúbravka, P. Rafajdus, P. Makyš and L. Szabó, ‘‘Control of switched reluc-
tance motor by current profiling under normal and open phase operating condi-
tion’’, IET Electric Power Applications, vol. 11, no. 4, pp. 548–556, 2017.
[38] S. Mir, M. S. Islam, T. Sebastian and I. Husain, ‘‘Fault-tolerant switched
reluctance motor drive using adaptive fuzzy logic controller’’, IEEE Trans-
actions on Power Electronics, vol. 19, no. 2, pp. 289–295, 2004.
[39] S. Gopalakrishnan, A. M. Omekanda and B. Lequesne, ‘‘Classification and
remediation of electrical faults in the switched reluctance drive’’, IEEE
Transactions on Industry Applications, vol. 42, no. 2, pp. 479–486, 2006.
[40] H. S. Ro, D. H. Kim, H. G. Jeong and K. B. Lee, ‘‘Tolerant control for power
transistor faults in switched reluctance motor drives’’, IEEE Transactions on
Industry Applications, vol. 51, no. 4, pp. 3187–3197, 2015.
[41] M. Ruba, L. Szabo, L. Strete and I. A. Viorel, ‘‘Study on fault tolerant
switched reluctance machines’’, 2008 18th International Conference on
Electrical Machines, Vilamoura, Portugal, pp. 1–6, 2008.
[42] M. Ruba, L. Szabo and F. Jurca, ‘‘Fault tolerant switched reluctance machine
for wind turbine blade pitch control’’, 2009 International Conference on
Clean Electrical Power, Capri, Italy, pp. 721–726, 2009.
[43] M. D. Hennen, M. Niessen, C. Heyers, H. J. Brauer and R. W. De Doncker,
‘‘Development and control of an integrated and distributed inverter for a
fault tolerant five-phase switched reluctance traction drive’’, IEEE Trans-
actions on Power Electronics, vol. 27, no. 2, pp. 547–554, 2012.
[44] W. Ding, Y. Liu and Y. Hu, ‘‘Performance evaluation of a fault-tolerant
decoupled dual-channel switched reluctance motor drive under open-circuits’’,
IET Electric Power Applications, vol. 8, no. 4, pp. 117–130, 2014.
[45] Y. Hu, C. Gan, W. Cao, W. Li and S. J. Finney, ‘‘Central-tapped node linked
modular fault-tolerance topology for SRM applications’’, IEEE Transactions
on Power Electronics, vol. 31, no. 2, pp. 1541–1554, 2016.
[46] Y. Hu, C. Gan, W. Cao, J. Zhang, W. Li and S. J. Finney, ‘‘Flexible fault-
tolerant topology for switched reluctance motor drives’’, IEEE Transactions
on Power Electronics, vol. 31, no. 6, pp. 4654–4668, 2016.
[47] N. S. Gameiro and A. J. M. Cardoso, ‘‘Fault tolerant power converter for
switched reluctance drives’’, 2008 18th International Conference on Elec-
trical Machines, Vilamoura, Portugal, pp. 1–6, 2008.
Switched reluctance machine drives 119
In this chapter, high power synchronous motor drives will be addressed. First of all,
an overview will be provided of the main technologies and design features which
characterize large synchronous machines (Section 4.1) and the relevant supplying
converters (Section 4.2), also taking into due account their field of application.
Subsequently, the attention will be placed on the major strategies intended to
improve high-power synchronous machine drives fault tolerance (Section 4.3),
acting on the system-level drive architecture as well as on the design and operation
of the individual components (electric motor, converter, control system). Finally,
the main diagnostics and condition monitoring techniques for high-power syn-
chronous motor drives will be covered, describing the main methods to detect
possible malfunctioning, anomalies and faults in drive operation before they result
in serious damages or hazards.
1
Engineering and Architecture Department, University of Trieste, Italy
2
Polytechnic of Guarda, Portugal
3
CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Portugal
122 Diagnosis and fault tolerance
Figure 4.1 Example of a SPM rotor for a high-speed motor. 2017 IEEE.
Reprinted, with permission, from [4]
High-power synchronous machine drives 123
Figure 4.2 SPM rotor wrapped by a carbon-fibre retaining sleeve. 2017 IEEE.
Reprinted, with permission, from [4]
(a)
(b)
Figure 4.5 (a) Stator winding during the winding process and (b) finished stator
winding with series and parallel connections between coils
Finally, there are low-speed applications, like large ship propulsion, where the pole
count of the motor is so high that the number of poles is close to the number of slots. This
may result in a fractional-slot concentrated winding (FSCW) design [8]. In this case,
each coil embraces only one tooth and is, in fact, known as ‘tooth coil’. An example of a
portion (sector) of a modular concentrated winding stator is shown in Figure 4.8.
High-power synchronous machine drives 125
Flat strands
Turn insulation
Turn
Turn
Coil
Coil
Ground
insulation
Wedge
(a) (b)
Figure 4.6 (a) Stator slot cross section in case of conventional multi-turn coil
winding and (b) turn implementation with Litz wire technology.
2013 IEEE. Reprinted, with permission, from [7]
4.1.1.3 Bearings
Low- and medium-power electric motors mainly mount ball or rolling bearings.
High-power machines, with power ratings above 750 kW, or even less in the case
of high speeds, generally use journal bearings, which are characterized by no
friction or contact between parts in relative rotation (Figure 4.9). A thin fluid film
needs to exist between the revolving and the static parts of the bearing, which is
assured by means of a pressurized lubrication system. Among the various advan-
tages of journal bearings, we can mention beneficial damping effect for shaft lateral
dynamics, especially during operation near critical speeds; reduced noise and
vibration; and longer life under normal operating conditions.
126 Diagnosis and fault tolerance
Figure 4.8 Example of a stator portion wound with tooth coils. 2017 IEEE.
Reprinted, with permission, from [9]
Seal
Figure 4.9 Journal bearing view after removal of the upper housing part
(b)
(a)
Figure 4.10 (a) Rotors with salient laminated poles, damper bars short-circuited
by end rings and (b) end plates (right)
(a) (b)
(c)
(a) (b)
End ring
Unlike laminated pole machines, this kind of motor does not need damper bars, the
role of these being played by the eddy currents which arise in the solid pole shoe
during transients or in presence of air-gap harmonic fluxes.
When the speed exceeds 3,000 rpm, a solid-steel rotor construction is adopted,
with a technology which is very similar to that of turboalternators (Figure 4.13).
The number of poles can be four or, more frequently, two. The design is roughly the
same as that of cylindrical laminated rotors (Figure 4.13) except that, due to the
higher peripheral speeds, forged steel need to be employed for the rotor body
instead of the cheaper laminations. As a further difference, the field winding
overhang need to be retained by a metal (non-magnetic steel) end ring (Figure 4.14)
as tape wrapping would be mechanically inadequate.
130 Diagnosis and fault tolerance
End connections
Winding
overhang
Winding
overhang
Strand cross-over
A B C D E F J K L M N
A B C D E F J K L M N
5 6 4 5 3 4 2 3 1 2 10 1 9 10 8 9 7 8 6 7 5 6
4 7 3 6 2 5 1 4 10 3 9 2 8 1 7 10 6 9 5 8 4 7
3 8 2 7 1 6 10 5 9 4 8 3 7 2 6 1 5 10 4 9 3 8
2 9 1 8 10 7 9 6 8 5 7 4 6 3 5 2 4 1 3 10 2 9
1 10 10 9 9 8 8 7 7 6 6 5 5 4 4 3 3 2 2 1 1 10
A-A B-B C-C D-D E-E F-F J-J K-K L-L M-M N-N
Figure 4.16 Top figure: portion of a Roebel bar. Bottom figure: various cross
sections of a Roebel bar. The strand indicated with number 5 (like all
the other strands) occupies all the possible positions inside the bar
cross section. This applies to all the other strands
Ground-wall
insulation Turn insulation
Turn
Conductor
insulation
Semi-conductive
coating
(a)
Semi-conductive Semi-conductive
coating coating
Electric field lines Stress-grading tape
Stator core
Figure 4.18 (a), (b) Semi-conductive coating and (c) field grading tape
the air of the void leading to progressive deterioration of the surrounding insulation
[5]. For this reason, after assembly the winding is impregnated with epoxy resin.
The usual process to do this is called ‘vacuum pressure impregnation’ [5] and is
intended to fill all the possible voids and gaps in the insulation system with cured
High-power synchronous machine drives 133
Rotating
exciter D
rotor F F F
E
F F
B A
S E H
Static
excitation F
F
supply G
F
S
S D
C
resin (having a higher dielectric strength than the air) so as to prevent the occur-
rence of partial discharges.
4.1.2.3 Rotor excitation system
There are two main methods to energize the excitation circuit of wound-field
synchronous motors: using sliding contacts and brushes or using a brushless system
based on a rotating exciter.
The former method is old-fashioned and is rarely employed in modern drives
for its apparent drawbacks like: need for heavy maintenance, mechanical wear of
the brushes and sliding contacts, possible sparkling issues, release of conductive
particles (from brushes) which can sediment on winding insulation giving rise to
local electric field intensification and, therefore, to additional dielectric stresses.
The basic structure of a rotating excitation system is illustrated in Figure 4.19;
it consists of a rotating exciter with a three-phase stator and rotor, the latter
mounted on the main motor shaft. The stator is supplied by an external AC source
producing a rotating field in the exciter air gap. Such rotating field induces an
electromotive force (EMF) in the exciter rotor phases. In order to maximize
the amplitude of the induced EMFs, the stator exciter phase sequence is set so
that the rotating field revolves in the opposite direction with respect to the rotor.
Due to the induced EMFs, a three-phase system of currents is induced in the exciter
rotor phases. Such currents are rectified by the rotating diodes and transformed into
the DC current which is fed to the main rotor field.
4.1.2.4 Bearings
As regards bearings, the same considerations made for high-power permanent
magnet motors apply to wound-field synchronous ones, except for magnetic
134 Diagnosis and fault tolerance
(a)
(b)
Figure 4.20 (a) Bearings integrated in the motor frame and (b) bearings installed
on dedicated supports
bearings which are required only for very high speeds and are then peculiar to
permanent magnet machines only.
The rotor of wound-field synchronous machines may have a very significant
weight (several tens of tons); in this case, it is a common practice not to integrate
the bearings in the motor frame but to place them on dedicated supports as shown in
Figure 4.20.
High-power synchronous machine drives 135
Shaft Coupled
Ground to load
bearing
insulation Earthing
Stator
brush
Figure 4.21 The non-drive-end bearing is usually insulated from the ground
while the shaft is grounded
From an electrical point of view, the non-drive end bearing is usually insulated
from the ground, while the drive-end bearing is grounded, as well as the shaft
(Figure 4.21). All these provisions are meant to avoid the shaft from being elec-
trically charged and to avoid parasitic currents, due to the so-called shaft voltages,
to circulate through the bearings [12].
pulsations, possibility to operate the motor at unity power factor, good dynamic
performance and high output frequency capability. They are progressively repla-
cing the more traditional CSI’s and cycloconverters in many applications, although
their massive diffusion is still often limited by the relative high cost as well as by
their design and construction complexity which may lead to possibly poorer
robustness and reliability. Furthermore, VSIs include large DC link capacitors,
which can cause more safety issues than the DC link inductors used in CSIs.
VSIs are suitable for supplying both wound-field and permanent magnet syn-
chronous motors.
The power ratings of each individual three-phase converter unit reach few tens
of MWs for NPC and FC VSIs and can exceed 100 MW for SC-HB VSIs. Voltage
ratings are typically up to 7 kV for NPC and FC VSIs, while they can reach 13 kV
for SC-HB VSIs. The output frequency is usually from 0 to around 250 Hz for all
kinds of VSIs.
Rectifier stage
DC link
Rectifier stage
R
R DC link
(b)
transistors (IGBTs) instead of diodes. In this case, the rectifier has usually the same
topology as the inverter although in a reversed arrangement (namely with an AC
input and a DC output). The AFE is much more expensive and complex than the
DFE, but it makes it possible to improve grid-side current and voltage waveforms
(then reducing the harmonic pollution due to converter switching) and to control
the grid-side power factor close to unity. The presence of an AFE makes it unne-
cessary to use traditional LC filters.
Regarding the SC-HB VSI topology, this is more complicated as it includes a
distributed DC link and several rectifier stages as discussed later.
5,000 5 levels
0
V
–5,000
0.2 0.205 0.21 0.215 0.22 0.225 0.23 0.235 0.24
S
5,000 9 levels
0
V
–5,000
0.2 0.205 0.21 0.215 0.22 0.225 0.23 0.235 0.24
S
5,000
15 levels
0
V
–5,000
Figure 4.24 Multi-level VSI output voltage in the case of different number
of levels
138 Diagnosis and fault tolerance
voltage waveforms in the case of different number of levels with the same voltage
fundamental amplitude. Having a relatively high number of voltage levels means
having relatively small voltage steps for each commutation, and this is essential to
reduce the electric stress imposed on the electric motor insulation in terms of vol-
tage spikes and of dv/dt stresses [5]. On the inverter side, multi-level topologies
allow the use of semiconductor switching devices, such as IGBTs and IGCTs, with
a smaller blocking voltage than the DC link voltage.
In general, a larger number of voltage levels can be achieved at the expenses of
a more complicated VSI structure.
DC link
capacitor
Rectifier
stage
DC link
capacitor
Rectifier
stage
Input
transformer
A1
B1 A1 R HB B1 R HB C1 R HB R
C1 =
A2
A2 R HB B2 R HB C2 R HB
B2
C2
A3 A3 R HB B3 R HB C3 R HB
B3
C3
HB
An R HB Bn R HB Cn R HB =
Figure 4.27 SC-HB VSI topology in the case of n cells per phase
The topology of a SC-HB VSI, in its simplest form, is shown in Figure 4.27.
Each inverter phase is composed of several (n) low-voltage series-connected cells,
each one including an individual rectifier stage, a DC-link capacitor and an
H-bridge single-phase inverter. The use of low-voltage cells makes it possible to
140 Diagnosis and fault tolerance
M Load
Vref
– Voltage Static
regulator exciter
+
implement them with low blocking voltage IGBTs. Every cell is supplied by an
individual three-phase secondary winding of a multi-secondary transformer. The
output voltage contains a number of levels equal to 2n þ 1, being n the number of
cascaded cells. It is known that, using a suitably high number of cells per phase, an
outstanding output voltage waveform can be obtained (e.g. the 15-level voltage
waveform in Figure 4.24 is achieved with seven cells per phase). This usually
makes it unnecessary to use output filters between the inverter and the motor.
Furthermore, it is usually guaranteed that an ordinary motor designed for direct-on-
line supply is suitable for being fed by a SC-HB VSI with no need for insulation
reinforcement. Of course, the high-end performance of this kind of converter is
paid in terms of high cost, complexity and device components count.
There exist more advanced variants to the structure shown in Figure 4.27. For
example, the cell rectifier stage can be implemented with controlled switches,
constituting a cell AFE, which endows the converter a regenerative capability (the
power flow can be from the mains to the motor but can be also reversed allowing
for regenerative braking or electric machine generating mode operation). Another
enhancement could be a hybrid structure where the H-bridge section of the cell is
replaced by more complicated structures, like NPC or FC topologies.
Es
Iy
x
Ix fs
terminals. To implement these loops, the stator flux vector fs (Figure 4.29) is
generally estimated based on voltage and current measurements taken at motor
terminals and an orthogonal xy reference frame, with the x axis aligned to the stator
flux, is considered. Neglecting resistive drops (which are actually negligible in
medium-voltage machines), the stator flux vector is orthogonal to the stator voltage
vector Es. The stator current vector I is then decomposed into its component Ix and
Iy, of which Ix regulates the stator flux magnitude and Iy regulates the torque.
Therefore, the stator flux control loop acts on Ix and the torque control loop acts on
Iy. The reference value for Ix is usually set to zero, which means that, at steady
state, the machine is forced to operate at unity power factor. During transients, the
flux control loops uses Ix for fast adjustments of the stator flux and the torque
control loop uses Iy for fast adjustments of the torque.
The control approach described so far constitutes a field-oriented control
(FOC) performed in the stator flux reference frame and is the most frequently
implemented methodology. Nevertheless, some drive manufacturers also adopt a
direct torque control (DTC) strategy, which establishes the voltage vector to be
applied to the motor without the need for current (Ix, Iy) controllers, leading to a
possibly faster torque dynamic response [13].
Case of permanent magnet synchronous motors
In permanent magnet synchronous motors, there is no excitation circuit. Hence,
there are only two control loops, one controlling motor flux and the other con-
trolling motor speed. The most frequent approach is the FOC performed in a dq
rotor attached reference frame, where the d axis is aligned to the rotor pole axis
(Figure 4.30).
The speed loop control (possibly including an inner torque loop) acts on the Iq
current, while the flux control loop acts on the Id current. In SPM motors (which are
142 Diagnosis and fault tolerance
Iq
d
Id Rotor pole axis
the vast majority in high power applications), it is a common practice to set the
reference value of Id to zero, so as to minimize the stator current and hence Joule
losses. Of course, if a flux weakening operation is needed above a certain speed,
the Id is set to an appropriate negative value in the flux weakening region so as to
prevent the stator voltage from exceeding the supplying VSI capability.
Modulation strategies
The most popular method to synthetize the output voltage in industrial VSIs is the
sinusoidal carrier-based PMW. Space vector modulation (SVM), originally con-
ceived for low-voltage inverters, can be also used, especially in three-level NPC
VSIs. Finally, when DTC is used to control motor torque and flux, this naturally
yields a dedicated modulation strategy.
Figure 4.32 LCI in its simplest six-pulse configuration on both line- and
motor-side
control the DC-link current and in the inverter stage to control the output current
fed to the motor. Output capacitive filters, capable of carrying the DC-link current,
need be used to enable the commutation of the turn-off switches. Capacitors also
bring the benefit of improving the output voltage waveform, making it free from
spikes and high dv/dt transitions. Nearly unity power factor performance can be
achieved on both grid- and motor-side.
The self-commutated CSI is suitable for driving both wound-field and per-
manent magnet synchronous machines, with power ratings usually lower than
10 MW and voltage ratings below 7 kV, in those applications where very low
dynamic responses can be accepted, like electric drives for blowers, pumps and
extruders.
the grid voltages, while motor side SCRs commutate thanks to motor phase
back-EMFs. Because of the reactive power needed to commutate SCRs, LCIs can
only be used to supply over-excited wound-field synchronous machines, while they
are unsuitable for permanent magnet synchronous motors. SCRs are available at
very high current and voltage ratings, and this leads to LCIs with an overall power
exceeding 70 MW and voltages above 10 kV.
Well-known merits of LCIs are their simplicity, robustness and reliability,
together with a quasi-sinusoidal input and output voltage waveform and an intrinsic
self-protection from short-circuit over-currents; conversely, their major drawbacks
are low power factor (usually below 0.92) on both motor- and grid-side; highly
distorted input and output current waveforms causing important harmonic pollution
on the grid side and large torque pulsations at the motor shaft; limited frequency,
which cannot usually exceed 100 Hz; critical start-up, as below nearly 10% of the
rated speed motor EMFs are insufficient to commutate SCRs and a special ‘pulsed
operation,’ causing large torque pulsations, is required; frequent need for a special
electric motor design with low sub-transient reactance to reduce commutation
intervals and relatively poor dynamic performance.
From a control point of view, LCIs are much simpler than self-commutated
CSIs. All SCRs are simply controlled adjusting their commutation delay angle,
namely the time interval at which they are turned on with respect to the zero-
crossing instant of the relevant commutating voltage. For the grid-side SCRs, this
angle is determined by a speed control loop to obtain the desired DC-link current
and, therefore, the desired motor torque; the commutation delay angle of the motor-
side SCRs, instead, is either maintained constant or slightly adjusted based on the
speed. As regards the motor flux, it is simply controlled by acting on the rotor
excitation system (Figure 4.28).
LCIs are still today widely used in such application fields such as oil and gas
industry, for large compressor drives; marine propulsion, for large ships; and
starting drives, for large turboalternators and hydrogenerators. However, their dif-
fusion is being limited by growing employment of high-power VSIs which may be
preferred especially in those applications where low torque ripple, higher dynamic
response and low current harmonic pollution are required.
4.2.3 Cycloconverters
The typical cycloconverter topology is illustrated in Figure 4.33. It differs from both
VSI and CSI topologies because there is neither current nor voltage DC-link with any
energy storage device. Like LCIs, it employs thyristors (SCRs) as semiconductor
switching devices. SCRs are commutated by the line-side voltages, and this poses a
serious limitation on the output frequency, which cannot be higher than half of the
line frequency. One more disadvantage is the large voltage and current harmonics,
both on the input and the output sides. Conversely, points of strength are a high
overload capability thanks to the use of SCRs and a good dynamic response.
Cycloconverters are used in the cement industry, large ship propulsion, rolling
mills and grinding mills, with typical power ratings up to 25 MW.
High-power synchronous machine drives 145
Machine Machine
L 2 1
Machine
1
L Gear box
Machine
2
(Figures 4.34 and 4.35). As an alternative, each of the motors can have its own
inverter with a common DC-link connecting the distinct inverters to the same
rectifier stage, as depicted in Figures 4.36 and 4.37.
It may be worth noting that the redundant configurations with common DC-links
(Figures 4.36 and 4.37) are unsuitable in the case of CSIs (Section 4.2.2) because of
current sharing and DC-link current control issues. Furthermore, it can be imple-
mented only with those VSIs which are equipped with a concentrated DC-link, i.e. in
the case of NPC and FC VSI topologies, and not with SC-HB VSIs (Section 4.2.1.3).
DC link
Machine Machine
L 2 1
Figure 4.36 Drive redundancy with series mechanical connection of two motors
and common DC-link converters
DC link
Machine
1
Gear box
Machine
2
Figure 4.37 Drive redundancy with parallel mechanical connection of two motors
and common DC-link converters
M M
(a) (b)
Terminal box
(a) (b)
Figure 4.41 A 12-phase machine (a) with detailed terminal box (b). 2015 IEEE.
Reprinted, with permission, from [17]
α
E B
DC
C
D
DC
A1 A2
α
A3
C3
C2 DC
B1
C1 B2
B3
DC
A1 A2
DC
C1 B2
C2 B1 DC
+A
180° –C –D
36°
+E +B
+A –D +B –E +C –A +D –B +E –C
+A –D +B –E +C –A +D –B +E –C
–B –E
+D +C
–A
Figure 4.45 Left: phase belt arrangement for a five-phase symmetrical short-pitch
stator winding. Right: corresponding phasor diagram
same structure as an ordinary three-phase one except that each phase belt spans
over 180/n instead of 180/3 ¼ 60 electrical degrees. As an example, Figure 4.45
shows the phase belt arrangement for a five-phase winding (n ¼ 5) where phases
are denoted with letters A, B, . . . , E and signs ‘þ’ and ‘’ denote the conventional
conductor direction.
The control and modulation strategy of medium-voltage inverters are con-
solidated for the three-phase case, while the extension to a generic number of phases
n is still immature from an industrial point of view. Therefore, since reliability and
risk mitigation are key factors in the development of large drive systems, it is often
found a safe option to implement multi-phase drives configuration by suitably
combining well-proven and tested three-phase converter modules, which leads to the
asymmetrical or multi-three-phase designs being discussed in the next section.
We can therefore say that symmetrical n-phase drive designs have been
receiving large attention in small synchronous electric machines [18–20], while
their adoption in high power applications looks promising and attractive at a
research and concept design level [21], but not yet industrially consolidated. The
interest for the development of symmetrical multi-phase architectures in medium-
voltage drives is not only related to fault-tolerance purposes but also to the possi-
bility of exploiting higher order harmonics for torque production [22], so as to
improve motor torque density, and of implementing multi-motor drives [19], where
a single converter can supply multiple electric machines.
From a fault-tolerant perspective, it can be envisioned that symmetrical multi-
phase designs offer better potential compared to the multi-three-phase architectures
discussed in Section 4.3.2.2. In fact, if one of the n phases in a symmetrical n-phase
drive is disabled due to a fault, the remaining n 1 phases can remain in service
and the drive can virtually continue working with a power output reduced by a
factor (n 1)/n with respect to its healthy rated conditions. Also, remedial control
strategies can be implemented, as investigated in the small-power drive field [23],
to modify the n-phase inverter control to mitigate the performance degradation
following the phase loss. Conversely, in a multi-three-phase drive architecture, if
one phase needs to be disabled due to a fault, it is a common practice to disconnect
the entire three-phase section including the faulty phase, resulting in service con-
tinuity with a more pronounced power reduction.
154 Diagnosis and fault tolerance
1 P1
2 P2
N PN
180°
20°
+A1 +A2 +A3 –C1 –C2 –C3 +B1 +B2 +B3 –A1 –A2 –A3 +C1 +C2 +C3 –B1 –B2 –B3
+A1 +A2 +A3 –C1 –C2 –C3 +B1 +B2 +B3 –A1 –A2 –A3 +C1 +C2 +C3 –B1 –B2 –B3
–B1 –C1
+C3 –C2
+C2 –C3
+C1 +B1
–A3 +B2
–A2 –A1 +B3
0 t
–IDC,0
Figure 4.48 Current waveform for a LCI. 2010 IEEE. Reprinted, with
permission, from [24]
stator phases capable of contributing to the air-gap field and torque ripple pro-
duction have order 6N 1 and the consequent lowest frequency harmonics which
appear in the output torque have frequency 6N times the fundamental supply
frequency. A formal explanation of the harmonic cancellation phenomenon can be
found in the literature [24].
When it comes to evaluate drive fault-tolerance features, however, it is
important to note that all the described harmonic cancellation effects in multi-three-
phase drives with shifted sections take place only in the hypothesis of balanced
operation, i.e. under the assumption that all the powers P1, P2, . . . , PN
(Figure 4.46) supplied by the individual inverters to the motor are the same. In the
case of unbalanced operation, instead, the air-gap field waveform worsens and as
well as the torque quality. Finite element analyses or analytical formulas can be
used to predict how the machine performance deteriorates under unbalanced supply
conditions [24]. A particular case of unbalanced operation occurs, of course, when
one or more of the powers P1, P2, . . . , PN is zero, i.e. when the corresponding
inverters are disconnected from the motor (typically due to a fault). The dete-
rioration of machine performance under such circumstances needs to be carefully
evaluated in terms of additional torque ripples and additional rotor losses. As a
consequence of the evaluation, it might be found safe to apply a suitable power
derating factor when some of the motor three-phase sets are not supplied. Hence, if
m of the N inverters are out of service, each of the active inverters should operate at
its rated power multiplied by an appropriate derating factor k < 1; the consequent
power capability of the overall drive is accordingly reduced to Pn (N m)/N k.
The derating factor should vary with m (growing as m increases) because the
number and amplitude of the air-gap harmonics grows with the number of out-of-
service inverters [24].
A further remarkable issue with multi-three-phase drive architectures with
phase shift is the possible occurrence of current harmonics in the case where the
N motor winding sets are independently supplied by VSIs, even in case of high-
quality multilevel voltage waveforms. An example of the phenomenon is reported
in [10] regarding a gas compressor wound-field synchronous motor, rated 45 MW
at 3,000 rpm and 100 Hz, equipped with N ¼ 4 stator winding sets displaced
by 15 electrical degrees apart. Each winding set is supplied by a SC-HB VSI
(Section 4.2.1.3, Figure 4.27) comprising n ¼ 7 H-bridge cells per phase. The
output voltages applied to the motor include 15 levels and therefore exhibit an
almost sinusoidal waveform [Figure 4.49(a)]. In spite of the excellent voltage
waveform, phase currents have a noticeable distortion [Figure 4.49(b)], mainly due
to fifth and seventh harmonics.
The phenomenon has been studied in the literature and found to result from the
back-EMF harmonics induced in the stator phases as a consequence of even slight
distortions in the rotor excitation field [26,27]. Based on both experiments and
theoretical analysis, it has been proved that the current harmonics in issue do not
increase if any of the N supplying inverters is disconnected; furthermore, they have
been shown not to cause significant torque ripples [26], their only negative effect
being a slight increase in stator Joule losses. In small-sized VSI-fed synchronous
High-power synchronous machine drives 157
1 ms 1 ms
(a) (b)
Figure 4.49 (a) Phase voltages and (b) currents for a winding three-phase set of a
quadruple-three-phase VSI-supplied motor. 2011 IEEE. Reprinted,
with permission, from [10]
–A2 –A1
–A2 C1
–C1 –C2
–C1 –C2
–C1 B2
–B2 –B1
–B2 –B1
–B2 A2
A1
A1
A1 –C2
B1
B1
B1 –A1
C2
C2
C2 –B1
A2
A2
B2
B2
C1
C1
motor drives with shifted multi-phase sections, the problem of phase current dis-
tortion has been effectively solved [28] using special control strategies (based on
the vector space decomposition theory [29]) which involve the complete set of
stator currents as an alternative to the wholly decoupled and independent control
of the N supplying VSIs. The extension of these control strategies to high-power
industrial or propulsion drives has not been carried out yet.
Three-phase module
Wound tooth
+A –A –A +A –B +B +B –B +C –C –C +C –A +A +A –A +B –B –B +B –C +C
N S N S N S N S N
S3 Ss
2 3ph 3ph
4
Ss
3ph
3ph
3ph
3ph
S4
3
Ss
S2 So
So
3ph 1 3ph
S1 So
Ss
So
DC DC DC DC DC DC
(a) (b)
The system’s arrangement shown in Figure 4.52(b) exhibits much better fault
tolerance potentialities. It features four magnetically decoupled in-phase modules
which, in normal operation, are independently supplied by four inverters. In the case of
an open-circuit fault in one of the modules, the corresponding breaker S0 is opened. As
for the arrangement in Figure 4.52(a), it may be necessary to disconnect the opposite
module, too, to avoid excessive UMP issues. The design depicted in Figure 4.52(b) is
suitable for coping not only with open-circuit fault, but also with short-circuit faults. If a
short-circuit occurs in one of the modules, the relevant S0 switch is opened and the
relevant Ss switch is closed so that the entire three-phase module is closed on a small
resistor load [34]. Of course, the ability of the machine to withstand the short-circuit
fault strongly depends on the machine design and, in particular, requires the following
conditions to be met [35,36]: the three-phase modules are magnetically decoupled so
that the short-circuit current in one of them do not weakens the flux produced by the
healthy modules [31]; the per-unit reactance of each winding module is less than or
equal to one [35,36] so that the short-circuit current amplitude is comparable to the
rated current. These conditions are not easily met in large synchronous machines as
they typically require an FSCW, as discussed in Section 4.4.1.
So far, it has been discussed how the fault tolerance of a drive can be improved
acting, at a system level, on the drive overall architecture. Of course, it is also
important that all the drive components (i.e. mainly the electric motor and the
converter) can be individually designed so as to enhance their capability of
remaining in service in presence of a fault. In this section, the attention is being
placed on some design provisions that can be used to improve the fault tolerance of
large wound-field and permanent-magnet synchronous motors.
160 Diagnosis and fault tolerance
–A +A +D –D +C –C –F +F –E +E +B –B +A –A –D +D –C +C +F –F +E –E –B +B
N S N S N S N S N S N S N S N S N S N S N S
(a)
–A +A –A +A –F +F +F –F –E +E +E –E –D +D +D –D –C +C +C –C –B +B +B –B
N S N S N S N S N S N S N S N S N S N S N S
(b)
P DC
1
2 P DC
3
P DC
B1
B2
n P DC
R
Figure 4.54 Ideal fault-tolerant drive based on an n-phase machine with decupled
phases. 2015 IEEE. Reprinted, with permission, from [17]
possible variants, of which the one shown in Figure 4.53(b) guarantees a better
magnetic decoupling among phases compared to the more conventional config-
uration shown in Figure 4.53(a) [39]. Magnetic decoupling among phases makes it
possible that the short-circuit current flowing through a faulty phase do not prevent
the healthy phases to generate torque. This permits such drive structures as shown
in Figure 4.54, which is recognized by many authors as the arrangement yielding
the highest level of fault tolerance [35,36,40].
The solution includes a motor with n decoupled phases, each independently
supplied by a single-phase converter (e.g. with a H-bridge structure). The protec-
tion device ‘P’ interposed between each single-phase converter and the relevant
phase is provided with at least two breakers B1 and B2: the latter is normally closed
and opens in case of any fault (of either open-circuit or short-circuit type); B2 is
normally open and closes in the case of a short-circuit fault (including a turn-to-turn
short fault, [37]) in order to close the faulty phase onto the low-value resistance
R through a diode rectifier [41]. It may be worth noting that the arrangement shown
in Figure 4.54 differs from that given in Figure 4.52(b) because the single phases
are decoupled, not only the three-phase modules (which can be generally achieved
only through a single-layer winding layout). So, in the case of a fault on one phase,
the motor can continue working with all the other n 1 phases.
It should be noted that the full fault-tolerant configuration shown in Figure 4.54,
particularly suited for safety-critical applications, is much far from finding an
industrial implementation in high-power drives, but it is worthwhile being mentioned
as a target for future possible developments in those permanent-magnet motor drives
where the use of an FSCWs (particularly single-layer ones) can be implemented.
currents between the parallel paths of a phase. The UMP is harmful in terms of
vibration and possible bearing damages. As discussed in [44], the addition of
equipotential connections provides further circulating current paths which help
reduce UMP effects.
F
T1 Z1
D Z2
Rotating T1
exciter
(a)
F
D
V F
Rotating
exciter
(b)
Figure 4.55 Rotor field protection through: fuses (F) and (a) thyristors fired
by Zener diodes and (b) metal-oxide-varistors. 2015 IEEE.
Reprinted, with permission, from [17]
machine is operating at low loads or at no load (so with low field currents), it is
likely to become zero. Each time the field current tries to reverse, it encounters the
blocking effect of the rectifier diodes, and this causes a high voltage surge to occur
across the field circuit. Simulations and various on-field experiences [10,45] prove
that such field over-voltages can reach thousands of volts and, in absence of
suitable protections, would certainly cause either the field or the rotating rectifier to
discharge and breakdown.
A possible protection device is shown in Figure 4.55(a): two cascaded tyristors
T1 and T2, connected in parallel to the main field, are fired, in case of an over-
voltage, by Zener diode systems (Z1 and Z2) connected between their gates and the
rectifier DC terminals. The connection of the mid points between T1 and T2 with
an exciter rotor phase terminal is essential from a fault-tolerance viewpoint as it
enables tyristors to be switched off in case they have been accidentally fired.
When the voltage across the field exceeds a limit depending on Zener diode
sizing, thyristors become conductive, short-circuiting the field. The fault current is
then allowed to reverse, flowing though the thyristors, without encountering the
blocking action of the rectifier diodes.
Further protection devices, shown in Figure 4.55, are fuses F mounted in series
to rectifier diodes D. Such fuses can be necessary because a rectifier’s diode can
fail into either an open-circuit or short-circuit [46]. While the former is compatible
with a safe continued operation of the machine (although with a reduced rotor
overload capability), the latter is likely to quickly cause severe effects due to
exciter current overload [46]. The fuse is therefore useful especially to protect
164 Diagnosis and fault tolerance
exciter phases against overheating by turning the diode short-circuit into an open-
circuit fault, which can be subsequently detected as discussed in [47,48].
As an alternative to thyristors, metal-oxide-varistors (MOVs) can be used, in
parallel with the field (Figure 4.55). MOVs are special resistors having non-linear
voltage-vs-current characteristics such that, when subjected to normal field voltage,
they behave like an open-circuit, while their resistance drops to low values when
the voltage across the field increases due to a fault or abnormal transient.
The design of field protections against over-voltages is challenging from var-
ious points of view. From a mechanical standpoint, the design needs to guarantee
perfect rotor balance, which often requires installation of the devices in pair (i.e. a
couple of devices displaced by 180 ) to prevent the occurrence of asymmetrical
centrifugal forces and consequent vibrations; from an electrical point of view, the
devices must be carefully selected so that
● they do not activate during normal motor operation, e.g. due to the normal
voltage spikes following each rectifier diode commutation for reverse recovery
effects [49];
● they clamp any overvoltage that could be dangerous for field winding insula-
tion or rectifier diodes;
● they can withstand a discharge, dissipating the relevant energy, without an
excessive temperature increase.
Examples of protection device design and selection based on dynamic simulations
are given in [45].
REC
E PROT F
REC
(a)
E REC
PROT F
E REC
(b)
Figure 4.56 Fault-tolerant design solutions for the rotor excitation system:
(a) with redundant rectifiers and (b) with redundant rotating
exciters. 2015 IEEE. Reprinted, with permission, from [17]
4.5.1.2 FC VSIs
Compared to the NPC VSI, the FC topology (Section 4.2.1.3) exhibits superior
fault-tolerance features, at least with respect to switch short-circuit faults. In fact,
even with no addition of a fourth leg to the ordinary three-phase configuration and
with no change in the conventional topology, the FC VSI can continue operating at
its full voltage (with no modulation index decrease) even in the case of a faulty
(short-circuited) switch. Post-fault remedial actions (including a suitable phase
shift of carrier signals) can be implemented in order to maintain a certain output
voltage quality. However, despite any post-fault control strategy, the occurrence of
a short-circuit fault generally poses significant stresses in terms of over-voltages
applied to the VSI capacitors and healthy switches, as well as in terms of additional
switching losses. As a result, an appropriate reduction of the power output after the
fault is highly recommended for a fail-safe continued operation [56].
If an inverter switch fails in an open-circuit, the effect on the FC VSI
operation is much more severe [56] and usually leads to a trip. To improve the
fault-tolerance capability of FC VSIs, even with respect to switch open-circuit
faults, the inverter topology needs to be changed with addition of new hardware
components. For example, the use of low-frequency switches in parallel to each
IGBT or IGCT and in series to the FCs is mentioned in [55]. These additional
switches make it possible to bypass the faulty device on one leg side as well as the
corresponding device on the opposite leg side and, at the same time, to isolate the
connected FC. After this topology reconfiguration, the leg including the faulty
switch can continue operating as the leg of an ordinary low-voltage two-level
inverter. Of course, the post-fault operation performance increases if a high number
of switches per leg is adopted.
TR
L
SM
Rotor C3
C2 field
C1
TR
SM
Rotor
field
Figure 4.59 LCI drive arrangement with a 12-pulse structure on the grid-side
and a 6-pulse one on the motor-side
the FOC of the motor is maintained throughout the event, the motor can be ‘caught
on the fly’ reaccelerating it promptly when the voltage is restored [58].
TR
SM
Rotor
field
TR
SM
Rotor
L field
TR
SM
Rotor
field
Figure 4.62 12/12 pulse configuration with cross series connection of LCIs
TR
SM
Rotor
field
pulse configuration is used (Figure 4.61), the entire converter section including the
faulty bridge can be disconnected so that the drive reduces to a basic 6/6 pulse form;
only one of the two motor windings is supplied and the power output can be at most
one half of the rated power. In case of series connection (Figures 4.59 and 4.60), the
faulty bridge can be bypassed so that the drive structure is converted to a 6/6 or a 6/12
one. A possible solution to bypass one of the faulty grid-side bridges with no need for
additional switches is to control it as a single-phase bridge, firing SCRs with a delay
angle close to 180 so that the bridge produces a quasi-null voltage. Also, this solution
implies that the drive can continue operation with an output power not higher than
half of the rated value. The output power during post-fault operation can be increased
if the faulty bridge is controlled as a single-phase one, but firing the SCRs with a
delay angle higher than 180 so as to increase the DC-link current and, hence, the
motor torque. In any case (whether the faulty bridge is bypassed or partly used for
current and torque production), the benefits of the 12-pulse configuration are lost,
leading to significant growth in the grid-side harmonic pollution and motor torque
ripple. Possible ways to mitigate the issue through suitable post-fault control algo-
rithms are discussed in [60]: the two proposed strategies include either managing the
faulty bridge as a diode bridge and controlling the healthy one or managing the
healthy bridge as a diode bridge and controlling the faulty one. If controlling
the healthy bridge, it is possible to trigger SCRs in the usual way, i.e. with equal firing
angles for the three-phases, or to suitably change the firing angles of the phases so as
to minimize the DC-link current ripple and, hence, the motor torque ripple. This
asymmetrical firing pattern can effectively help mitigate the effects of the fault in
terms of DC-link current and motor torque waveform [60].
DC link current
1.4
Commutation
1.2 failure
1
Amplitude (A)
Switch fault
0.8
0.6
0.4
0.2
0
0.9 1.1 1.3 1.5 1.7 1.9
Time (s)
It can be seen that the fault produces a reduction in the mean value of the DC-
link current and the control tries to compensate for this by increasing the DC-link
current reference. The increase in the DC-link current peak value finally results in a
commutation loss event.
A post-fault strategy to mitigate the open-circuit SCR fault in a motor-side
converter is to operate this in a single-phase mode. However, if there is only
one motor-side converter (6-pulse motor-side configuration), significant oscilla-
tions are expected to occur in the DC-link current and torque. Conversely, in case
of a 12-pulse (dual-converter) arrangement on the motor side, the fault con-
sequences can be mitigated much more effectively. An interesting approach is
described in [60], where the SCRs of the healthy motor-side bridge are fired with
suitable delay angles (changing from one phase to the other) in order to minimize
the ripple amplitude in the DC-link current and motor torque.
4.6 Diagnostics
● eccentricity detection;
● medium-voltage and high-voltage stator winding insulation system condition
monitoring.
reduces mechanical wear and have theoretically infinite life. However, also journal
bearings are subject to possible damage and deterioration, which can result in
bearing faults with potentially serious damages to the machine and the coupled
mechanical load, particularly to the shaft. The corrective maintenance and repair
operations following a bearing fault can be extremely long and costly. Therefore,
journal bearings condition needs to be carefully monitored in order to prevent faults
and allow predictive maintenance.
The main causes for bearing damages are oil whirl instability, bearing clear-
ance increase [63] and bearing currents associated with shaft voltages [11].
Oil whirl instability and increased bearings clearance
The oil whirl instability occurs when the shaft centre, instead of remaining at a
constant stable position inside the bearing, turns along a circular orbit in the rota-
tional direction and ‘whirls’ together with the surrounding oil at a speed which is
usually between 40% and 49% of the shaft rotational speed. This whirling motion
may lead to a contact (rub) between the shaft and bearing surfaces, in addition to
producing potentially destructive vibrations at certain ‘critical’ speeds.
Regarding the bearings clearance, it is typically between tens and several
hundred micrometres [63]. An excessive clearance (e.g. due to corrosion,
mechanical wear due to frequent starts and stops, etc.) changes the lateral dynamics
of the shaft line and induces large vibrations with possible intermittent rubs
between the shaft and the bearing.
The above-mentioned issues can be effectively detected by monitoring the
shaft vibrations by means of accelerometers and/or proximity probes. In particular,
a spectral analysis of the measured vibration signal makes it possible to identify the
bearing issue. In fact, the oil whirl instability is known to produce an increased
harmonic component in the vibration spectrum at a frequency between 40% and
49% of the shaft rotational frequency [63]; on the other hand, an excessive clear-
ance is known to produce vibration harmonic components at frequencies equal to
frot/n where frot is the shaft rotational frequency and n is a positive integer.
Although the diagnosis of journal bearings is primarily performed through
vibration monitoring, very recently some authors have proposed a methodology
based on the motor current signature analysis (MCSA) [63]. This is not yet
implemented in industrial applications but is promising because it makes it possible
to detect journal bearings operation anomalies even in those machines where
vibration measurement is not possible, e.g. due to environmental reasons.
Shaft voltages and bearing currents
In inverter-fed rotating machines, an electric voltage Vshaft can be induced across
the shaft (Figure 4.65) mainly due to two effects: possible asymmetries in the stator
and rotor construction and the high-frequency common-mode voltages caused by
the supplying inverters [11] and affecting the shaft through the stator-to-rotor
capacitance. If no design provisions were adopted, the shaft voltage would drive a
current Ibearing flowing along the closed path shown in Figure 4.65. As it can be
seen, the current would flow through the bearings and cause such damaging phe-
nomena as pitting, frosting, spark tracks and welding.
High-power synchronous machine drives 177
Ibearing
Shaft
Vshaft
Earthing
Stator brush
In order to prevent or limit the shaft currents (which are considered non-significant
or normal, if their amplitude is below 1 A), the electrical configuration shown in
Figure 4.21 is adopted: at least the non-drive-end bearing is insulated from the ground
and the shaft is grounded. Insulating the non-drive-end bearing prevents bearing
currents across the path shown in Figure 4.65, and the shaft grounding provides a low-
impedance path in parallel to the drive-end bearing (thus limiting the possible currents
flowing through it).
The detection and measurement of shaft currents is usually performed with a
Rogowski coil mounted around the shaft on the drive end. As an alternative, a
current transformer can be used with an annular ferromagnetic core mounted
around the shaft on the drive end; the shaft currents act as a fictitious primary
winding of the transformer, while a secondary real winding is wound around the
core; the measurements of the current in the secondary winding makes it possible to
quantify the amplitude of the shaft current.
The detection of excessively high shaft current indicates the need to re-establish
an effective insulation on the non-drive-end bearing in order to avoid serious
damages in it.
4.6.2.2 Rotating rectifier fault detection
In large inverter-fed brushless synchronous motors, the rotating rectifier, like the
field circuit, is not directly accessible due to the presence of the AC rotating exciter
(Section 4.4.2.1).
The rotating rectifier diodes can fail into either open-circuits or short-circuits.
In the latter case, the fault causes a large overcurrent through the faulty diode with
such a direction that both the field current and voltage are importantly reduced [46].
If the rectifier is equipped with fuses in series to the diodes (Section 4.4.2.1), the
overcurrent is blocked by the fuse in series to the faulty diode and the fault is turned
into an open-circuit. In absence of fuses, the severe reduction in the field current
and voltage following the fault lead the motor voltage regulator system to increase
the rotating exciter supply current to such an extent that the exciter supply over-
current protection is triggered. Therefore, a short-circuit fault in the rotating rec-
tifier is very easily detected and is not compatible with service continuity in
absence of fault-tolerance design provisions (Section 4.4.2.1).
178 Diagnosis and fault tolerance
Iexc
2 Iexc,n
and, therefore, it is very likely that after the fault, it does not exceed the overload
protection threshold.
Very recently, it has been shown how a detailed knowledge of exciter design
and equivalent circuit model can lead to a very accurate estimation of the DC field
current [65]. On the other side, a thorough knowledge of the saturated synchronous
motor model equivalent circuits makes it possible to predict the field current in any
steady-state operating condition. From all these detailed information, a diagnostic
method to detect on open diode in the rectifier could be obviously obtained by
comparison of the estimated field current from the exciter model and the one
required by the synchronous motor according to the motor model. It is however
stressed that the method implies an accurate knowledge of both the exciter and the
synchronous motor parameters (possibly obtained from tests rather than from
design predictions).
Possible flux
probe location
Ventilation ducts
Figure 4.67 Example of location for the air-gap flux probe (consisting in a
search coil)
Detection techniques have been mainly developed and implemented for synchro-
nous generators. However, in principle, they can be applied to inverter-fed
synchronous motors as well, with the obvious complication due to the harmonic
disturbances introduced by inverter commutations in the signals used for the
detection. The main approaches proposed in the literature are reviewed next.
q
d
Figure 4.68 Identification of two possible field coils including shorted turns
In case of inverter-fed motors, the detection is likely to become more difficult due
to the electromagnetic field harmonics produced by current and voltage distortion.
Measurements of vibrations
This method has been proposed with regard to both round-rotor [5] and salient-pole
[67] synchronous machines. Vibrations are usually measured continuously during
large electric motor operation by means of accelerometers placed on the bearing
housings and/or through proximity probes placed near the shaft. An increase in the
measured vibration can be a sign of various issues and, in particular, may indicate
the presence of short-circuited turns in the field winding [5,67].
In the case of round-rotor machines, this can be given the following physical
interpretation: the rotor coil including the shorted turns carries less current than the
other coils and, therefore, has lower temperature. The consequent non-uniform
temperature distribution along the rotor periphery causes different temperature-
related deformations in different parts of the rotor resulting in an overall particular
‘bending’ of the rotor. Such bending is recognized as the cause of additional
vibration component at the shaft rotational frequency [5] which can be measured
when some field turns are shorted.
It may be worth noticing that the impact of the field turn-to-turn short-circuit
on vibrations of a round-rotor synchronous machine is recognized to change
depending on the location of the faulty coils [5]. In fact, if the shorted turns are
included in a coil with wide pitch (i.e. in a coil having its coil sides near the q axis,
like that marked with a square in Figure 4.68), the rotor deformation and the con-
sequent vibration increase is much smaller than in the case when the shorted turns
are located in the centre of the pole (like that marked with a round in Figure 4.68).
In the case of salient-pole machines, the origin of the additional vibrations is
explained with the asymmetry of the air-gap magnetic field which characterizes a
machine with shorted field turns (in fact, the pole including the faulty turns produce a
weaker flux than the other poles). For salient-pole machines, some particular harmonics
in the vibration spectrum are identified as characteristic of the phenomenon [67].
Air-gap width monitoring around the stator circumference
This method specifically applies to salient-pole synchronous machines. An air-gap
monitoring of the air-gap width in different positions can be accomplished using
182 Diagnosis and fault tolerance
special capacitive sensors as discussed in [5]. Each sensor consists of a thin metallic
little-conductive plate glued to the inner surface of the stator bore. This plate on one
side and the rotor outer surface on the other constitute a capacitor, whose capacitance
value depends on the air-gap width. A high-frequency alternate voltage is applied to
the conductive plate, while the rotor is grounded. Measuring the current which flows
through the plate to the ground, being the impressed voltage known, makes it possible
to estimate the probe capacitance and, therefore (after suitable calibrations), the air-
gap width. Several probes are applied to various points of the stator bore and the
described measurements are performed at a very high rate.
The detection of a turn-to-turn fault in a given pole is possible because this
pole produces a weaker flux and is therefore less attracted towards the stator than
the pole placed at 180 apart. The air-gap width corresponding in the faulty pole
region is therefore larger than that in the region displaced by 180 . Through the
measurement of such air-gap width discrepancy (eccentricity), it is then possible to
detect the presence of faulty turns in a rotor pole [5].
Stator core
Insulation layer 3 V3
Insulation layer 2 h V2 E V
Insulation layer 1 V1
Conductor
Void
Partial discharges, which change direction every half period of the supply voltage due
to electric field reversal, are dangerous because they deteriorate the void surface and
progressively penetrate into the insulation layers. This progression of partial dis-
charges into the surrounding insulation is known as ‘electrical treeing’. After a certain
amount of time, the electrical treeing expansion leads to the insulation system failure,
with a discharge between the conductor and the grounded core (ground fault).
The same phenomenon can obviously occur if the stator core is replaced by
another conductor (belonging to a different turn or phase) in Figure 4.69. In this
case, the insulation breakdown results in a turn-to-turn or in a phase-to-phase fault.
The described process is typical of medium- or high-voltage machines. In fact,
in low-voltage motors, even if a void is present somewhere in the insulation, the
electric field inside is lower than 3 kV/mm and is therefore insufficient to produce
partial discharges.
Partial discharges may occur not only in voids inside the insulation, but, for the
same reasons, also in possible voids between the insulation and the conductor or
between the insulation and the stator core. Furthermore, special partial discharges
(called surface or corona partial discharges) can also occur on the external surface
of the insulation, for example, at the end of the semi-conductive coating as repre-
sented in Figure 4.18.
The presence of voids in the insulation system is due to defective impregnation
(Section 4.1.2.2) but can also be the consequence of the so-called delamination.
A delamination for example takes place when the conductor undergoes severe
overheating events (e.g. during overloads): since the copper has a higher thermal
expansion coefficient than the insulation around it, the volume of the copper
increases more than the insulation causing insulation layers to separate and giving
rise to voids.
All this justifies the importance of an accurate periodic condition monitoring
of the insulation system in high-voltage and medium-voltage electric motors at
least for the following purposes: estimating the remaining life of the machine,
helping to schedule maintenance effectively, deciding whether a motor needs to be
replaced or rewound.
The insulation system condition monitoring involves a number of tests and
activities, some of which can be performed on-line and other off-line (during
maintenance or commissioning). The most significant condition monitoring tech-
niques are described next.
δ I
I
Conductor
V
Ground
A further useful indicator is the polarization index (PI), defined as the ratio
R10/R1 between the IR measured respectively after 10 min (R10) and after 1 min
(R1) from the instant at which the test voltage is applied. Using this ratio removes
the temperature-dependency of IR measurement and quantifies the extent to which
the IR increases over time after the test voltage is applied. The increase is due
to the progressive extinction of ‘absorption’ currents which normally flow through
the insulation system after voltage application without indicating any damage. The
larger the increase in the IR (i.e. the higher the PI), the better is the insulation
system condition. In general, PI values around 1 indicate a bad condition for the
insulation system, while values above 2 indicate a good condition. Actually, the
bad condition may be due to a fault but also to the winding being contaminated or
soaked with water.
Insulation capacitance and tand measurement
The insulation capacitance C is the capacitance measured between a motor con-
ductor and the motor ground (core). For its measurement, an AC voltage V is
applied between the conductor and the grounded core and the resulting current I is
measured (Figure 4.70). The angle d is defined so that the phasors associated with
the current I and the voltage V are shifted by 90 d degrees (Figure 4.70).
In other words, we can write tand as R/(2pfC) where R and C are, respectively,
the AC resistance and the capacitance between the ground and the conductor and
f is the test frequency.
Since the materials used for the motor insulation have a larger dielectric con-
stant than the air and the water, the presence of air voids or moisture in the insu-
lation tends to decrease the capacitance C. On the other side, the presence of water
and/or conductive particles (contaminants) reduces the IR.
A single measurement of C and tand is usually regarded to be of little sig-
nificance. More reliable information on the possible insulation aging and degra-
dation can be obtained monitoring the trends of these two indicators over time. If
the insulation does not undergo important aging, C and tand remain practically
High-power synchronous machine drives 187
T
I C
P
S V
Z O
constant. Conversely, even slight increases or decreases (in the order of 1% over
one year) in the two parameters can indicate an issue in the insulation system. For
example, a decrease in C accompanied by an increase in tand is a typical symptom
of degradation due to thermal stresses (overheating) and consequent delamination;
a simultaneous increase in both C and tand, instead, indicates that the insulation is
contaminated or has absorbed moisture [5].
Partial discharge measurement
Partial discharges are due to a flow of electrons moving from one side of a void
(filled with air) to the other side as a consequence of an electric field (larger than
3 kV) inside the void. Each discharge has a very short duration (few nanoseconds)
and gives rise to a current pulse which partly travels through motor conductors.
These pulses can be detected offline by means of a circuit like that shown in
Figure 4.71: the motor winding is energized with an AC (usually 50 or 60 Hz)
voltage V through a transformer T such that the insulation system is subject to
roughly the same electrical stress as in normal operation. S is the grounded stator
core, Z is a measuring resistive or RL impedance, O is an oscilloscope and C is a
detection capacitor. When a partial discharge occurs at a point P in the winding
insulation, the associated current pulse i arises. Due to its extremely fast rise time,
the current pulse views the supply transformer as an open-circuit and the capacitor
C as a short-circuit. Hence, the pulse travels along the path indicated in Figure 4.71,
producing a voltage pulse across the measuring impedance Z. Such voltage pulse
can be detected by the oscilloscope O. Being the capacitor C, small enough to act as
an open-circuit at 50 or 60 Hz, the oscilloscope is capable of recording only the
high-frequency current pulses due to partial discharges.
As an example, Figure 4.72 shows one period of the supply voltage and, on the
same time scale, the recorded voltage pulses related to partial discharges. It can be
seen that partial discharge pulses occur when the supply voltage amplitude exceeds
a given threshold and reverse every half period.
As a general rule, high partial discharge pulse amplitudes indicate the presence of
large voids in the insulation. A high number of pulses in a half period, instead, indi-
cates that there are many voids, i.e. that the deterioration is widespread throughout the
winding insulation.
188 Diagnosis and fault tolerance
V Supply voltage
V
Voltage pulses due to partial discharges
a
C
Z A
c
b
C
C
Z A
Z A
capacitor acts as an open-circuit for the supply voltage and as a short-circuit for the
high-frequency partial discharge pulses.
Alternative methods employ special sensors embedded inside the machine frame
(e.g. in the slots). Such sensors act as antennas capable of capturing the electro-
magnetic waves associated with the current pulses produced by partial discharges.
Also for the online monitoring, a single measurement is usually little sig-
nificant, while the attention is mainly placed on the trend of measurement results in
terms of partial discharge pulse amplitude and count. In fact, the experience shows
that in the first years of operation, a certain slow increase in the partial discharge
activity can be normally experienced, followed by a substantial stabilization. After
the stabilization has occurred, a new significant increase in the partial discharge
activity is an indicator of insulation system deterioration.
Acknowledgment
This work was partially supported by the European Regional Development Fund
(ERDF) through the Operational Programme for Competitiveness and Inter-
nationalization (COMPETE 2020), under Project POCI-01-0145-FEDER-029494,
and by National Funds through the FCT – Portuguese Foundation for Science and
Technology, under Projects PTDC/EEI-EEE/29494/2017 and UID/EEA/04131/2013.
References
[1] A. G. Sarigiannidis, A. G. Kladas, A. Mountaneas, et al., ‘‘Design of surface
PM motors for pod application utilizing a 3D hydrodynamic model,’’ 2016
XXII International Conference on Electrical Machines (ICEM), Lausanne,
pp. 2934–2940, 2016.
[2] T. Mazzuca, M. Torre, ‘‘The FREMM architecture: a first step towards
innovation,’’ 2008 International Symposium on Power Electronics, Elec-
trical Drives, Automation and Motion, Ischia, pp. 574–579, 2008.
[3] D. M. Saban, C. Bailey, D. Gonzalez-Lopez, L. Luca, ‘‘Experimental
evaluation of a high-speed permanent-magnet machine,’’ 2008 55th IEEE
Petroleum and Chemical Industry Technical Conference, Cincinnati, OH,
pp. 1–9, 2008.
[4] A. Tessarolo, ‘‘A survey of state-of-the-art methods to compute rotor eddy-
current losses in synchronous permanent magnet machines,’’ 2017 IEEE
Workshop on Electrical Machines Design, Control and Diagnosis
(WEMDCD), Nottingham, pp. 12–19, 2017.
[5] G. C. Stone, E. A. Boulter, I. Cubert, H. Dhirani, Electrical Insulation for
Rotating Machines, 2014, Piscataway, NJ: Wiley-IEEE Press.
[6] F. Luise, A. Tessarolo, F. Agnolet, et al., ‘‘Design Optimization and Testing of
High-Performance Motors: Evaluating a Compromise Between Quality Design
Development and Production Costs of a Halbach-Array PM Slotless Motor,’’
IEEE Industry Applications Magazine, vol. 22, no. 6, pp. 19–32, 2016.
190 Diagnosis and fault tolerance
[21] L. Parsa, H. A. Toliyat, ‘‘Five-phase permanent magnet motor drives for ship
propulsion applications,’’ 2005 IEEE Electric Ship Technologies Sympo-
sium, Philadelphia, PA, pp. 371–378, 2005.
[22] H.-M. Ryu, J.-H. Kim, S.-K. Sul, ‘‘Analysis of Multiphase Space Vector
Pulse-Width Modulation based on Multiple d–q Spaces Concept,’’ IEEE
Transactions on Power Electronics, vol. 20, no. 6, pp. 1364–1371, 2005.
[23] S. Dwari, L. Parsa, ‘‘An Optimal Control Technique for Multiphase PM
Machines Under Open-Circuit Faults,’’ IEEE Transactions on Industrial
Electronics, vol. 55, no. 5, pp. 1988–1995, 2008.
[24] A. Tessarolo, ‘‘Analysis of split-phase electric machines with unequally-
loaded stator windings and distorted phase currents,’’ The XIX International
Conference on Electrical Machines – ICEM 2010, Rome, pp. 1–7, 2010.
[25] J. Dai, S. W. Nam, M. Pande, G. Esmaeili, ‘‘Medium-Voltage Current-
Source Converter Drives for Marine Propulsion System Using a Dual-Winding
Synchronous Machine,’’ IEEE Transactions on Industry Applications, vol. 50,
no. 6, pp. 3971–3976, 2014.
[26] A. Tessarolo, C. Bassi, ‘‘Stator Harmonic Currents in VSI-Fed Synchronous
Motors With Multiple Three-Phase Armature Windings,’’ IEEE Transac-
tions on Energy Conversion, vol. 25, no. 4, pp. 974–982, 2010.
[27] C. Bassi, A. Tessarolo, ‘‘Time-stepping finite-element analysis of a dual
three-phase salient-pole synchronous motor under voltage-source supply,’’
2010 IEEE International Symposium on Industrial Electronics, ISIE, Bari,
pp. 2184–2189, 2010.
[28] Y. Hu, Z.-Q. Zhu, K. Liu, ‘‘Current Control for Dual Three-Phase Permanent
Magnet Synchronous Motors Accounting for Current Unbalance and
Harmonics,’’ IEEE Journal of Emerging and Selected Topics in Power
Electronics, vol. 2, no. 2, pp. 272–284, 2014.
[29] E. Levi, R. Bojoi, F. Profumo, H. A. Tolyat, S. Williamson, ‘‘Multiphase
Induction Motor Drives – A Technology Status Review,’’ IET Electric
Power Applications, vol. 1, no. 4, pp. 489–516, 2007.
[30] J. Birk, B. Andresen, ‘‘Parallel-connected converters for optimum reliability
and grid performance in the Gamesa G10X 4.5 MW wind turbine,’’
European Wind Energy Conference, Brussels, 2008.
[31] C. Bruzzese, A. Tessarolo, M. Mezzarobba, et al., ‘‘Study of faulty scenarios
for a fault-tolerant multi-inverter-fed linear permanent magnet motor with
coil short-circuit or inverter trip,’’ 2014 International Conference on Elec-
trical Machines, ICEM, Berlin, pp. 2387–2393, 2014.
[32] F. Luise, S. Pieri, M. Mezzarobba, A. Tessarolo, ‘‘Regenerative Testing of a
Concentrated-Winding Permanent-Magnet Synchronous Machine for Offshore
Wind Generation – Part I: Test Concept and Analysis,’’ IEEE Transactions on
Industry Applications, vol. 48, no. 6, pp. 1779–1790, 2012.
[33] F. Luise, S. Pieri, M. Mezzarobba, A. Tessarolo, ‘‘Regenerative Testing
of a Concentrated-Winding Permanent-Magnet Synchronous Machine for
Offshore Wind Generation – Part II: Test Implementation and Results,’’
IEEE Transactions on Industry Applications, vol. 48, no. 6, pp. 1791–1796,
2012.
192 Diagnosis and fault tolerance
In order to minimize the harmful effects of greenhouse gas, the use of clean energy
has become vital. When produced from renewable resources, electricity can be
considered a clean energy; unfortunately, its storage presents some problems,
because it is not possible to store large amounts of electrical energy quickly.
There are mainly two different electrical energy storage technologies: capaci-
tors and batteries. Capacitors present high power density and low energy density,
unlike batteries whose energy density is much higher and the power density is
lower. These differences are fundamentally due to the fact that capacitors actually
store electrons, rather than batteries that use chemical energy for energy storage.
For these reasons capacitors are used to transfer energy in short periods of time
unlike batteries which are used as primary energy sources.
When the energy is transferred from the primary source to the load, some
energy can be lost, other is stored and finally the reminiscent part will be trans-
formed into the form of energy required by the load. If the energy in question is
electric, almost all losses can be represented as heat (Joule effect), the stored
energy can be preserved both as potential energy (capacitors) or kinetic energy
(inductors) and the final form of energy transferred depends on the load require-
ments. The electronic circuits that perform the described tasks are denominated by
power converters and are fundamentally composed of switches, lossless energy
storage elements, and magnetic transformers. Figure 5.1 shows a basic electronic
system [1].
Capacitors can be found in the DC-link of power converters, namely, in
AC–DC–DC, DC–DC–AC, AC–DC–AC, AC–DC and DC–AC power converters
(Figure 5.1). The previous configurations cover a huge variety of applications such
as wind energy conversion systems, photovoltaic systems, motor drives, electrical
vehicles, lighting systems, among others [2,3].
Therefore, capacitors are one of the fundamental elements of power con-
verters but, unfortunately, as it will be shown later, they are one of the most
vulnerable elements of these systems [2–7], which make the topic of capacitors
1
CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Portugal
2
Polytechnic Institute of Coimbra, Portugal
3
University of Biskra, Algeria
196 Diagnosis and fault tolerance
fault diagnosis a prominent subject in the context of this book. In some appli-
cations, capacitors present even the highest failure rate among all the elements of
the power section [4–7].
In [4,5], a study was carried out on the distribution of faults in two different
converters using the American military specification MIL-HDBK 217F.
The research carried out in [4] used a zero-current-switched secondary reso-
nant half-wave DC–DC forward-type power supply operating at three different
temperatures. Four different elements were considered in the study: metal oxide
semiconductor field effect transistor (MOSFET), diodes, electrolytic capacitors and
polypropylene capacitors. The following conclusions were drawn:
● For an ambient temperature of 25 C, electrolytic capacitors exhibited a failure
rate of approximately 75%.
● For an ambient temperature of 40 C, electrolytic capacitors failure rate
increased to almost 80%.
● For an ambient temperature of 70 C, electrolytic capacitors failure rate
increased to almost 95%.
In [5], a similar study was carried out for a half-bridge DC–DC forward-type
power supply operating at an ambient temperature of 25 C. In this study, the
following components were considered: output filter capacitors, MOSFET, diodes,
and inductive elements; and it was shown that capacitors had a failure rate of 60%.
Both studies allow us to obtain the following two conclusions: capacitors are
the most vulnerable element in the power section of both power supplies, and their
failure rate increases significantly with temperature. This information is particu-
larly important since many power converters operate with temperatures ranging
from 30 C to 110 C or even more, during their lifetime [6,7].
In [7], a questionnaire survey on the reliability of power electronic converters
was carried out with the participation of aerospace, automation and motor drive
industries, among others. The authors concluded that both power semiconductors
and capacitors represent the most fragile components of these systems [7].
The results of another survey on power converters reliability [6], based on 200
products from 80 companies, revealed that capacitors represent the weakest ele-
ment in power converters, with a failure rate of 30% in the following universe:
semiconductors, connectors, solders, printed circuit board (PCB) circuits, and
capacitors, among other components.
Power converters, and therefore capacitors, are used in several critical appli-
cations, such as medical equipment [8], aerospace industry [9], uninterruptible
Capacitors 197
power supplies (UPS) used in nuclear power plants [10], suspension control
systems and braking systems of vehicles, traction systems of hybrid/electric vehi-
cles [6,7,9] and military equipment [7]. Therefore, several industries, such as
automotive and aerospace, have introduced thigh reliability constraints on power
converters [9].
In this context, the development of monitoring techniques that are able to
evaluate, in real time, the capacitor health status is vital, so that it would be possible
to schedule maintenance before serious deterioration or breakdowns can occur.
In this way, it would be possible to avoid malfunction of the converter or even
its stoppage, whose consequences could entail very high costs, or even worse,
jeopardizing human lives.
The above-mentioned monitoring techniques allow not only the identification
of the failure cause but also, more importantly, if the capacitor life prediction
model is known, the prediction of the capacitor health status at a given point in the
future [4,5].
In order to develop the above-mentioned techniques, it is essential to know
in detail the capacitors composition, equivalent circuit and failure mechanisms.
Hence, the following sections will present the main capacitors technologies, giving
a particular emphasis on capacitors commonly used in power converters.
The main capacitors diagnostic techniques developed to date are then reviewed
in the following sections.
Finally, a summary, challenges and future research directions will be
presented.
E
Ed
+ – Plate
Plate i Dielectric
VS
electric field ð~EÞ is created according to the polarity of the voltage source, VS.
However, the dielectric creates an electric field ð~ E d Þ that opposes to ~
E; thus, it is
necessary to store more charge in the plates so that the voltage, in the capacitor,
equals the voltage of the source. The higher the dielectric constant of the dielectric
(er) is, the greater is ~
E d , so more charge must be stored in the capacitor.
At this point, it is possible to define a fundamental quantity associated with
capacitors: the capacitance (C), which represents the amount of charge (Q) that a
capacitor can store:
Q
C¼ (5.1)
V
where V represents the voltage at capacitors terminals.
The maximum voltage value that the dielectric can withstand is designated by
breakdown voltage (BV) and it represents the minimum voltage applied to the
capacitor terminals, which makes conductive a small part of the dielectric.
The capacitor capacitance increases with the rise of the surface plate (S), since
the capacitor has more space to store charge. On the other hand, if the thickness (d)
of the dielectric decreases, the electric field ~ E d increases. Thus, it becomes
necessary to store more charge in the plates so that the voltage, in the capacitor,
equals the voltage of the source, which means that capacitance increases.
Therefore, the capacitance of the capacitor can also be defined as follows:
S
C ¼ 8:855 108 er (5.2)
d
Capacitors block the flow of a direct current. However, during charge and
discharge stages, there is an alternate current flow ðic Þ that can be defined as:
dv
ic ¼ C (5.3)
dt
dv
where represents the derivative of the capacitor voltage at its terminals.
dt
Capacitors can be grouped in three main categories: electrolytic capacitors,
film capacitors and ceramic capacitors. In turn, each category can be classified
according to the dielectric, construction, terminal connection method, usage,
coating and electrolyte [11]. The most common classification uses the dielectric
type, since the amount of stored charges depends fundamentally on the dielectric
characteristics, namely, the er and BV.
Table 5.1 shows some dielectric proprieties of the above categories [11,12].
As previously verified, the dielectric properties define the capacitors beha-
viour. This is true for almost all capacitors; however, for very high-power capaci-
tors, the conductivity of the plates, tabs and terminals can also define the capacitor
peak current.
Table 5.1 clearly shows that different capacitors categories have different
characteristics, so the capacitor selection depends on the characteristics of the
Capacitors 199
Table 5.1 Dielectric constants and minimum thickness for different capacitors
categories [11,12]
circuit where it will operate. Some of the most important aspects to consider during
the selection process are [11]:
● rated voltage, capacitance value (tolerance and stability), cost, volumetric
efficiency;
● reliability and lifetime, energy density;
● ripple current rating and peak current;
● leakage current and insulation resistance, temperature range;
● resonance frequency and capacitor performance, namely, the capacitance
dependency with frequency and temperature, as well as, capacitor internal
resistance.
and large temperature ratings [40 C, 105 C] [11,17]. However, this technology
has high internal resistance and inductance, low current ripple, presents polarity,
has relatively high leakage current, the temperature and frequency characteristics
are poor, has weak solder heat resistance and some reliability problems [2,11–
13,15,17,18]. These capacitors present wear problems that limit their life, leading
in most cases, to open-circuit failures. On the other hand, there are reports that
indicate that faults in Al-Caps, used in high-voltage banks of 10 or more units,
triggered explosions [17]. Al-Caps can be found in the DC-link of power converters
used in motor drives that control the motor speed in several applications, such as
pumps, washing machines, central heating and air-conditioning systems, in indus-
trial machinery, in electrical propulsion systems (trains and electrical/hybrid vehi-
cles), but also in solar photovoltaic applications (solar inverters), UPS, in advanced
technology extended (ATX) power supplies and motherboards, or in pulsed power
applications, such as welding equipment, X-rays, and high-frequency plasma tor-
ches [2,3,19]. Both Al-Caps and Ta-Caps technologies have toxic materials, which
can cause a disposal concern [15].
several systems such as motor drives, UPS, photovoltaic (PV) systems, switch
mode power supplies (SMPS), electrical welding equipment, electronic ballasts,
light-emitting diode (LED) systems, among others. PP capacitors are also used in
smart energy meters due to their long-term stability, high insulation resistance and
low dielectric absorption, which make them suitable for precision circuits and
relatively immune to harsh climate conditions [26].
On the other hand, MK capacitors can be also classified according to their
construction. One of the most important aspects of their construction is related to
the capacitor’s electrode system. MK capacitors present three basic electrode
systems: metallized capacitors, film-foil capacitors and hybrid capacitors [24].
The first one presents the highest energy density, low inductance, low losses and
self-healing proprieties. Nevertheless, the high pulse withstanding capability is
lower when compared with the other two systems [24,27]. Film-foil electrodes
ensure high insulation resistance, very good capacitance stability, low losses and
excellent high pulse withstanding capabilities; however they do not present self-
healing proprieties. Therefore, in order to improve their reliability, the dielectric
requires higher thicknesses, which reduces capacitors volumetric efficiency and
increases the cost [24,27]. The hybrid capacitors present the advantages of the
above-mentioned technologies and are often classified as metallized capacitors
[20,25,27].
when compared with Al-Caps. However, when compared with MK capacitors, both
features are worse [23].
Class III dielectrics are the basis for barrier layer capacitors and present an
extremely high capacitance and the best volumetric efficiency of the three classes
[31]. Nevertheless, they have a very high dependence with temperature, voltage and
frequency. Besides, their operating voltage is quite low ð< 25 VÞ [28]. The Class III
ceramic capacitors are commonly used in bypass coupling, where dielectric losses,
high insulation resistance and stability are not required [31].
Capacitors with higher dielectric constant, such as class II and III, tend to have
lower breakdown fields, which makes them more suitable for low-voltage appli-
cations, namely, when large capacitance is required. Another relevant aspect
regarding ceramic capacitors is their failure during dielectric breakdown, which
leads to the device useless [32].
Recently, a new ceramic capacitor technology has been developed by EPCOS
CeraLinkTM, which can be well suited for power electronics applications. Recent
studies show that this technology can be particularly useful in the DC-link of vol-
tage source inverters due to its promising properties, such as low losses, increasing
capacitance with the applied voltage, low series inductance and high capacitance
density [33,34].
In summary:
Currently, the most commonly used capacitors in the DC-link of power con-
verters are Al-Caps and MPPF-Caps. The new technology proposed by EPCOS
CeraLinkTM will not be addressed in this chapter, since it is quite recent and there
are no studies related to its ageing process.
Capacitors 203
In the following sections, particular emphasis will be placed on the first two
technologies.
Terminals
Terminals
Aluminium tab
Aluminium tab
Rubber seal
Cathode foil
Aluminium can Paper separators
Element Anode foil
(a) (b)
Figure 5.3 Basic structure of an Al-Cap: (a) the all structure and (b) inside the
can [17,35]
204 Diagnosis and fault tolerance
Oxide film
Microscopic (Al2O3) Electrolytic paper
tunnel
Very thin
Electrolyte (real cathode) (Al2O3)
Figure 5.4 shows the basic composition of an Al-Cap. Actually, the Al-Cap is
made of two internal capacitors:
● The anode-foil capacitor (CA) which consists of an anode foil (the positive
plate), the dielectric (capable of withstanding the rated voltage) and the elec-
trolyte (the negative plate).
● The cathode-foil capacitor (CC) which is composed of the electrolyte (the
positive plate), the dielectric (much thinner than CA dielectric and capable of
withstanding a voltage lower than 0.5 V [35]) and the cathode foil (the nega-
tive plate).
Both capacitors are in series, however, since CA has a denser dielectric and, so,
lower capacitance, the Al-Cap capacitance (C) is nearly CA:
CA CC
C¼ (5.4)
CA þ CC
Al-Caps have a self-healing mechanism that is capable of repairing small
defects in the dielectric. During dielectric formation, small gaps may arise, as well as
regions where the dielectric thickness is narrow. Such regions are not able to with-
stand the rated voltage, allowing the flow of a current, the leakage current. This
current is essential for the self-healing mechanism, because it transports the oxygen
ions to the defective regions. Thus, the oxygen combines with the aluminium of the
foil in order to form the dielectric (Al2O3) and repair the defects. During this process
some hydrogen is released and it accumulates on the cathode side. Under normal
operating conditions this process is useful, although it leads to the gradual accumu-
lation of hydrogen on the cathode. However, if the capacitor operates under extreme
conditions (overvoltage, very high-current ripple or very high temperatures), the
damage in the dielectric film will increase as well as the leakage current, which
accelerates the self-healing process, leading to the destruction of the capacitor [11].
If the opposite polarity is applied to the capacitor, a formation process will
develop on the cathode foil, which increases its Al2O3 thickness and, so, a
Capacitors 205
ESL RS
C1
RP C2
Figure 5.5 Al-Caps equivalent circuit during normal, overvoltage and reverse-
voltage operation [17]
206 Diagnosis and fault tolerance
where Rp-e, Rp-e base, Tcore and E represent the actual paper-electrolyte resistance,
the paper-electrolyte resistance at base temperature (Tbase), the core temperature
and a temperature-sensitive factor, respectively [36].
The parallel resistance, RP, accounts for the leakage current in the capacitor.
The dielectric has a very high resistance that prevents the flow of direct current.
Nevertheless, some regions present defects, which allow the circulation of a small
leakage current when the capacitor is subjected to a high DC voltage. The capa-
citance C2 represents the dielectric loss capacitance and the parallel combination of
RP and C2 represents the dielectric resistance, Rd [36]:
RP
Rd ¼ (5.6)
1 þ ð 2 p f C 2 R P Þ2
Rd describes the energy losses in the alignment of dipoles in the dielectric,
and the time it takes for the dipoles to become oriented. Its value increases in high
rated capacitors since the dielectric thickness is greater [36].
The effective capacitance (C1) increases with the rise in temperature and it
decreases with increasing frequency [17,36]. The increase in temperature expands
the electrolyte, so more surface of the dielectric is covered by the electrolyte
(plate). Therefore, the capacitance increases. On the other hand, the dielectric
constant of Al2O3 decreases with frequency. When the capacitor charges and dis-
charges rapidly, the electrical field changes so quickly that the dielectric dipoles
have some difficulty in following it in its fullness. This effect leads to a reduction in
the capacitance [38].
The equivalent series inductance, ESL, comes from the tab loop configuration (the
loop area from the terminals and tabs outside of the active winding) [36] and it is almost
independent of frequency and temperature. Its value can vary between 10 nH (in radial-
leaded capacitors) and a maximum of 200 nH (in axial-leaded capacitors) [17].
The Zener diode, D, models the overvoltage and reverse voltage behaviour of
the capacitor [17].
Usually, a simpler equivalent circuit is used to represent the Al-Cap
(Figure 5.6).
The equivalent series resistance (ESR) represents both the contribution of RS
and Rd, and it decreases with the increase in temperature and with the increase in
frequency. Contrarily, it increases with the rated voltage and, typically, it can vary
from 10 mW to 1 W [17].
ESL ESR C
open-circuit. Thus, the capacitor loses completely its function. In the parametric
failure, the capacitor does not lose completely its function; however, its electrical
characteristics deteriorate (ESR increases and capacitance decreases). Depending
on the power electronics application, it is considered a parametric failure when the
change of C and ESR reaches a specific limit. This limit is defined by the required
performance of the application. Usually capacitors manufacturers define the end-
of-life limit of Al-Caps when the ESR doubles its value or the capacitance reduces
in 20% when compared with its initial value [2,17]. Those requirements are in line
with the Electronics Industries Alliance Interim Standard 479 [17].
Al-Cap failure rate follows the bathtub curve (Figure 5.7).
The period I represents the early failure period, being failures mainly due to
deficient manufacturing processes, bad design or inadequate operating conditions,
such as very high operating temperatures, very high current ripple, overvoltage or
reverse voltage. The most common failure in period I is a short-circuit, due to the
weakness in Al2O3 [17,35].
In the random failure period, period II in Figure 5.7, the failure rate is very
small and Al-Caps show a smaller failure rate in this period than Ta-Caps or
semiconductors [17,35]. The time duration of this period is directly related to the
operating conditions.
In period III (Figure 5.7), the wear-out failure period, the failure rate increases
significantly. During normal operation, the electrolyte will gradually evaporate due
to the self-healing mechanism, which causes a reduction of C and an increase of the
ESR. The electrolyte loss causes a reduction of water, so the electrolyte con-
ductivity reduces, which means that ESR increases. On other hand, the electrolyte
loss leads to a reduction of the surface area of the plates of CA and CC, therefore,
reducing the overall capacitance.
Al-Caps present essentially six types of failure modes: open-circuit, short-
circuit, opened vent, electrolyte leaking, increase of leakage current and, simulta-
neously, an increase of ESR and decrease of C [11,12,35].
The open-circuit may occur when one of the following conditions is met:
mechanical damage to the lead conditions, corrosion due to the infiltration of a
corrosive material, extreme operating conditions and the final stage of a degrada-
tion failure. The mechanical damage (lead wire and tab distorted or twisted) results
I II III
Failure rate
Time
from bad connection during manufacture, an extreme force applied to the capacitor
during mounting or an excessive stress applied during operation (vibration or
impact). The corrosion may result from the cleaning action, in which corrosive
products are used, which leads to the erosion of the tabs and foils, ultimately
leading to an open-circuit failure. The extreme operating conditions such as reverse
voltage, very high operating temperature, very high current ripple lead to a rapid
evaporation of the electrolyte which, in the end, leads to an open-circuit. In the final
stage of a degradation failure, the Al-Cap completely lose its electrolyte and, so, the
two capacitors (CA and CC) are no longer electrically connected [11,12,35].
The short-circuit failure is rare; however, it may occur due to a short-circuit
between the foils or to the insulation breakdown of the dielectric. The electrical
contact between both foils is the result of some defects during manufacture, the
application of an overvoltage during operation or to very high mechanical stress. The
most common defects during manufacture are the presence of metal or other con-
ductive particles on the electrode foils or weak points in the electrolyte-paper sys-
tem, which lead to short-circuit during capacitor operation. If high mechanical stress
is applied to the capacitor during its operation, the paper separators may damage,
interfering with their functions (separation of both foils), and, consequently, leading
to a short-circuit between anode and cathode foil. The insulation breakdown of
Al2O3 is the result of defective oxide layer during manufacture [11,12,35].
The opened-vent failure will occur when the vent mechanism opens abruptly
due to the enormous pressure inside the capacitor which, in turn, is due to the very
high quantity of gas generated. This occurrence may arise when the capacitor is
subject to extreme operating conditions, such as reverse voltage, overvoltage, very
high current ripple, very high operating temperature or the use of an AC voltage.
This failure mode may be the final result of a degradation failure, because during
normal operation the capacitor gradually releases some gas at the cathode side
[11,12,35].
The electrolyte leaking may result from defects in the vent mechanism during
manufacture, deterioration of the vent mechanism during operation, extreme
operating conditions, or the result of the final stage of a degradation failure
[11,12,35].
The increase of leakage current is the result of deterioration of the oxide layer
which may result from extreme operating conditions or degradation failure. The
corrosion due to the infiltration of a corrosive material from the cleaning action
may also contribute to the increase of the leakage current [11,12,35].
The simultaneous increase of ESR and decrease of C is the result of a
degradation failure (parametric failure) and it represents the most common failure
mode. This failure mode results from the natural ageing process of the capacitor
and it does not represent a catastrophic failure as in the case of the first four failure
modes previously discussed. In this case, the capacitor can keep operating; how-
ever, the probability of developing a catastrophic failure increases significantly. On
the other hand, it should be noted that the electrical characteristics of the capacitor
changed at this stage, which may affect the correct operation of the power elec-
tronics application where it is being used [11,12,35].
Capacitors 209
Soldered leads
Mandrel
Sprayed end
Layer 2
RP
ESL RS
The capacitance, C, represents the amount of charge that the capacitor can
store per unit of voltage. The value of C may vary depending on several factors,
namely, temperature, humidity and frequency.
The typical variations of MPPF-Caps capacitance with temperature, humidity,
and frequency are shown below:
● MPPF-Caps capacitance can vary between þ2% and 2% for a temperature
range between 60 C and 100 C [44].
● MPPF-Caps capacitance can vary between 0.25% and þ0.25% for a relative
humidity range between 10% and 85% [44].
● MPPF-Caps capacitance can vary between 0% and 1% for frequency range
between 1 kHz and 1 MHz [44].
MPPF-Caps capacitance does not vary significantly with temperature, humid-
ity and frequency for the range of values previously presented, unlike PET and PEN
technologies [44].
It should be mentioned that, with usage, MPPF-Caps capacitance decreases,
due to the self-healing property.
RS and RP represent the series resistance and parallel resistance, respectively.
RS results from the combination of the dielectric resistance, contact resistance
between the sprayed end and the electrode layer, the leads resistance, the metal
layer resistance and sprayed end resistance, while RP is due to the insulation
resistance [43,44].
The effect of both resistances (RP and RS) can be modelled by a single resis-
tance: ESR. Thus, the model shown in Figure 5.6 can also be applied to MPPF-
Caps. It will be this simplified model that will be used from now on.
MK capacitor ESR can vary with temperature, humidity and frequency, as can
be seen below [44]:
● In MPPF-Caps, the ESR value does not vary significantly with temperature,
unlike PET capacitors.
● ESR value increases with humidity.
● ESR value changes with frequency in the following manner:
* At
low frequencies, the ESR is inversely proportional to the frequency
1
f . The effect of the dielectric losses is predominant.
* At medium frequencies, the ESR is approximately constant. The effect of
the conductor losses is prominent.
* And finally, p
at ffiffivery
ffi high frequencies, the skin effect arises, so that ESR
increases by f .
Another important characteristic of this capacitor is the dissipation factor,
DF or tangd, which represents the ratio between the ESR and the capacitive reac-
tance, XC:
ESR
DF ¼ tangd ¼ ¼ ESR 2 p f C (5.7)
XC
212 Diagnosis and fault tolerance
In the previous definition, ESL was neglected. Thus, for frequencies lower
than the capacitor resonant frequency, it is possible to subdivide DF into three
different components [44]:
● The parallel component, DFP, which results from the insulation resistance.
This component can be neglected due to the enormous value of the insulation
resistance.
● The dielectric component, DFD, which represents a measurement of the losses
associated with the dielectric. In other words, it represents the energy lost in
polarizing and re-polarizing the dielectric in two opposite directions. The value
of DFD in MPPF-Caps remains constant with frequency and it is approxi-
mately equal to 104 [44].
● The series component, DFS, results from the sum of the contact resistance, the
leads resistance, sprayed end resistance and electrode foils resistance. The value
of DFS increases with frequency becoming dominant at high frequencies; it also
increases with the capacitor capacitance.
capacitor internal temperature will increase, and so the dielectric strength will
decrease. In this way, the same failure modes described in the previous paragraph
might occur [20].
During manufacturing production some of the following causes can lead to
failures: production in a dirty environment, bad space factor control of the dielec-
tric films during winding operation, bad drying, bad sealing, or uncontrolled
soldering process [20,45].
The capacitor must be manufactured in a very clean environment to avoid
contamination with ionic species, which might stimulate corrosion of the metal
film. On the other hand, electrodes corrosion will contribute to the increase of the
ESR, since the electrodes thickness decrease. Thus, the internal temperature of the
capacitor increases and so the dielectric strength will decrease, which might
cause one of the first three failure modes [20,45]. A similar problem may occur
in the case of bad space factor control of the dielectric films during winding
operation, because this situation cause the electrode destruction by corona dis-
charge [20].
MPPF-Caps are sensitive to moisture/humidity exposure, thus bad drying
or bad sealing can affect the capacitor lifetime. The presence of humidity inside
the capacitor can lead to the following effects: electrode corrosion, corona effect
or reduction of the insulation resistance [20,45]. The effect of corrosion was
explained in the previous paragraph. The corona discharges on the electrodes
edges will lead to fast reduction in the capacitance, and might separate the elec-
trode from the sprayed end [20]. On the other hand, the reduction of insulation
resistance increases the leakage current. Therefore, it is possible to conclude that
the presence of moisture in the capacitor can cause one of the three first failure
modes [20,45].
If the soldering process is not well controlled, it is possible for corrosive
materials/ionic materials to propagate through the electrode, which in turns might
corrode the metal film resulting in the same type of failures described in the pre-
vious paragraph [45].
Under inadequate operating conditions, some of the following causes can lead
to failures: overvoltage and/or high-pulse voltage, overcurrent, high-temperature
environment, high-humidity environment and shock or vibration [20,45,46,50].
If the capacitor is subjected to an overvoltage and/or high-pulse voltage,
dielectric breakdowns might occur, which may cause a full or resistive short-
circuit [50].
Very high currents will lead to self-heating, and so, the dielectric strength will
decrease. This same effect will occur if the capacitor is subjected to high tem-
peratures. Both situations described above may lead to one of the three first failure
modes [20,50].
As previously mentioned, very high humidity environments cause electro-
chemical corrosion and, if it occurs near the metal film, it might origin an open-
circuit failure [20,45,50].
The combined effect of electrical, thermal and mechanical stresses can cause
the detaching of the ‘sprayed ends’ from the capacitor roll. This failure is
Capacitors 215
may cease to operate in the most appropriate way when the indicated conditions are
reached. Therefore, the above-mentioned criteria permit, at any time, to decide if
capacitor should be replaced, the recognition of the capacitor degradation level or
to estimate the capacitor remaining useful life [3]. Consequently, the majority
of capacitors fault diagnostic techniques are based on the identification of the
capacitor ESR and C.
In some applications, it may be necessary to use other criteria, based on the
performance of the converter. Indeed, capacitors’ ageing increases the capacitor
ESR, which in turn, leads to an increase of the voltage ripple in the DC-link. The
increase of the ripple can affect the converter efficiency or even damage other
components. For instance, in solar photovoltaic inverters, the increase of the
DC-link voltage ripple decreases the extracted power and it can simultaneously
damage the semiconductor switches due to over-voltage [52]. In these cases, it is
necessary to introduce a criterion that protects the converter, such as, a maximum
voltage ripple limit.
Capacitors fault diagnostic techniques can be subdivided into three main types:
off-line, on-line and quasi-online.
Off-line techniques require the removal of the capacitor from the converter, so
that ESR and C values can be estimated. The major disadvantage of these techni-
ques is the need to interrupt the converter operation; however, this can also be
considered as an advantage, because they can be used for any circuit, unlike on-line
and quasi-online techniques that are designed for a particular application. Thus, in
addition to being universal, they can be used in applications where there are no
other fault diagnostic techniques available. Furthermore, it is also possible to
enumerate other advantages, such as they are usually not very expensive, nor
do require the introduction of sensors in the converter; they are extremely precise,
simple to apply and their accuracy is not affected by the converter operating
conditions (temperature, frequency, voltage, current, humidity, etc.).
On-line techniques are designed for specific applications (DC–DC converters,
adjustable speed drives, UPS, etc.) and do not require the converter shutdown.
Therefore, the values of ESR and C can be determined without the stoppage of
the converter, which is fundamental in applications whose operation cannot be
interrupted. However, these techniques may exhibit some of the following
disadvantages: they are invasive (require the introduction of sensors inside of the
converter, which can affect its operation), they are complex (the estimation of ESR
and C values should consider the converter operating conditions) and they are
costly. (Some techniques require the use of additional high-speed A/D converters.)
Quasi-online techniques do not require the capacitor removal from the con-
verter; however, the measurements are usually taken during a routine pause in the
application. These techniques involve the injection of an external signal and/or
impose a special working configuration. Therefore, quasi-online techniques can
only be used in applications where such operating conditions are allowed. For
example, at night for solar photovoltaic systems, in AC–DC–AC PWM converters
during no-load condition or just before the switching on-off of the inverter used to
control the electrical machine speed [52]. These techniques present some of the
Capacitors 217
disadvantages of the on-line techniques. However, they are not so dependent on the
converter operating conditions.
where Vin, Vout, L, C and w represent the amplitude of the input voltage, the
amplitude of the output voltage, the inductor inductance, the capacitor capacitance
and the angular frequency, respectively.
The accuracy of the previous technique is dependent on several factors,
namely, the tolerance of L and C values provided by manufacturers, the capacitance
loss of the aged capacitors, and the measurement frequencies. Moreover, it does not
estimate the capacitor capacitance, and the ESR value can only be computed for a
limited range of frequencies. For that reason, a new technique was proposed in [56].
The off-line MT proposed in [56] is able to estimate both ESR and reactance
values of capacitors through the injection of a sinusoidal current, ic, into an RC
filter (Figure 5.12).
L
DUT
C
RLOAD
vin vout
ESR
iC R
DUT C
vin vout
ESL
ESR
Figure 5.12 RC filter used for ESR and Xcond estimation [56]
This technique uses the simplified capacitor model shown in Figure 5.6, so the
inductive effect of ESL is taken into account. In this way, the capacitor impedance,
Zcond, can be defined as follows:
8
>
> XESL ¼ w L ¼ 2 p f L
>
< 1 1
XC ¼ ¼ (5.9)
>
> wC 2pf C
>
:
Zcond ¼ ESR þ jX cond ¼ ESR þ jðXESL XC Þ
where Xcond, XC, XESL and f represent the capacitor reactance, the capacitive reac-
tance, the inductive reactance and the frequency, respectively.
Then, it is necessary to estimate both ESR and Xcond values. For this purpose,
different solutions can be proposed.
The technique proposed in [56] uses the input (vin) and output voltage (vout)
waveforms. Through the analysis of the circuit of Figure 5.12, it is possible to write
the following relationship:
vout Zcond ESR þ jX cond
¼ ¼ (5.10)
vin Zcond þ R R þ ESR þ jX cond
If the value of jZcond j R, then the above equation can be simplified as
follows:
vout ESR Xcond
ffi KX þ jK Y ¼ þj (5.11)
vin R R
The technique proposed in [56] has a major drawback when the test frequency
is small. In these circumstances, the value of Zcond increases significantly due to the
effect of Xcond, thus, the R value must increase significantly, in order to satisfy
the condition jZcond j R. In this case, the method becomes imprecise because the
value of vout decreases significantly. Consequently, this technique should not be
used for small frequencies.
220 Diagnosis and fault tolerance
Through the analysis of (5.12), it is possible to conclude that ESR and Xcond
must be computed through a system of non-linear equations. In order to solve the
mentioned system, it is necessary to use a numerical method. For this purpose, the
Newton–Raphson method was used in [57]:
dvi dui
ui vi
dX cond dX cond
ESRiþ1 ¼ ESRi ;
dui dvi dui dvi
dESR dX cond dX cond dESR
dvi dui
ui vi
Xcond iþ1 ¼ Xcond i þ dESR dESR
dui dvi dui dvi (5.13)
dESR dX cond dX cond dESR
ui ¼ ESR R ð1 2 KX Þ þ ESR2 ð1 KX Þ
þ Xcond
2
ð1 KX Þ þ R2 ðKX Þ
vi ¼ Xcond
2
KY þ Xcond R ESR2 KY
ESR R ð2 KY Þ R2 KY
The application of this method is quite simple, in a first moment, being
necessary
to obtain the functions ui(ESR, Xcond) and vi(ESR, Xcond), its derivatives
dESR ; Xcond ; dESR ; Xcond and the initial guess (ESR0 and Xcond0). The initial guess can
dui dui dvi dvi
(X2, Y2)
signal2y
signal2
ϕ ba
(X1, Y1)
signal1 signal1
(a) (b)
Figure 5.13 Representation of the experimental waveforms in X-Y mode: (a) vout
as function of (vin or iC) and (b) the imaginary component vout as
function of (vin or iC)
222 Diagnosis and fault tolerance
Through the use of DFT, it is possible to compute both modulus and phase
of the experimental waveforms using the first harmonic, since these signals
are essentially sinusoidal. The modulus (M) and phase (f) of the experimental
waveforms can be computed as follows:
vffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
!2ffi
u
u 2 X
NPP
M ¼t signalðiÞ cosðtðiÞ wÞ
NPP i¼1
!2
2 X
NPP
þ signalðiÞ sinðtðiÞ wÞ
NPP i¼1 (5.18)
0 NPP 1
X
B signalðiÞ sinðtðiÞ wÞ C
B i¼1 C
B
f ¼ arctangB NPP C
C
@X A
signalðiÞ cosðtðiÞ wÞ
i¼1
where i, NPP, signal, t and w, represent the sampling number, the total number of
samplings in a period of the signal, the experimental waveform (vin, vout or iC), the
time vector in a period and the angular frequency, respectively.
Finally, it is possible to compute Kx and Ky [60]:
signal2 M2 sinðw t þ f2 Þ M2
¼ ) KX ¼ cosðf2 f1 Þ; KY
signal1 M1 sinðw t þ f1 Þ M1
M2
¼ sinðf2 f1 Þ (5.19)
M1
Another solution based on the least mean square (LMS) algorithm can be used to
compute M and f [58], where NPP represents the total number of acquired samples:
2 NPP 3
X
" # 6 signalðiÞcosðwtðiÞÞ 7
MX 6 i¼1 7
A ¼6 6
7;
7
MY 4XNPP
5
signalðiÞsinðwtðiÞÞ
i¼1
2 3
X
NPP X
NPP
Signal R +
generator Power
amplifier C
(Class AB)
ESR
vin ic
– +
DC vO
ESL
power Oscilloscope
supply DUT Microcomputer
–
iCap vCap
Time Time
(a) (b)
diCap
ESR x iCap
dt
vc
ESL x
Time Time Time
(c) (d) (e)
di
where iCap, vC and dtCap represent the capacitor current, the component of vCap due to
the capacitor capacitance and the capacitor current derivative, respectively.
By analysing the previous expression and considering that the capacitor current
is a square waveform (Figure 5.15(a)), it is possible to conclude that:
● The ESR effect will manifest itself through a square waveform (Figure
5.15(c))
whose amplitude is directly related to the capacitor ESR value ESR iCap .
● The C effect will manifest itself through a triangular waveform (Figure 5.15(d))
whose slope is inversely proportional to the capacitor C value ðvC Þ.
● The ESL effect will manifest itself in the form of small impulses (Figure 5.15(e))
that will occur during the transition between stages (charge and discharge
stages).
The maximum impulse value is directly proportional to the ESL value
diCap
ESL dt .
The main purpose of this technique is to compute both ESR and C values, thus
the ESL effect will be neglected. Thus, after acquiring the experimental waveforms
(vCap and iCap) and using the LMS algorithm, it is possible to estimate both values
of C and ESR as follows [61]:
X ¼ A1 b;
2 3
X
N
6 vCap ðiÞ iCap ðiÞ 7
2 3 6 i¼1 7
ESR 6 7
6X ð 7
6 1 7 6 N 7
X ¼6 7 6
4 C 5; b ¼ 6 vCap ðiÞ iCap ðiÞ 77
6 i¼1 7
vc ð0Þ 6 7
6 XN 7
4 5
vCap ðiÞ
i¼1
Capacitors 225
2 N ð 3
X
N 2 X X
N
6 iCap ðiÞ iCap ðiÞ iCap ðiÞ iCap ðiÞ
7
6 7
6 i¼1 i¼1 i¼1 7
6X ð X X ð 7
6 N N 2 N 7
A¼6
6 iCap ð iÞ i Cap ð i Þ iCap ðiÞ iCap ðiÞ 77
6 i¼1 7
6 i¼1 i¼1
7
6 X N N ð
X 7
4 5
iCap ðiÞ iCap ðiÞ N
i¼1 i¼1
(5.22)
ð
where iCap, vCap, iCap and N represent the capacitor current, the capacitor voltage,
the integral of capacitor current and the total number of samples acquired,
respectively.
In order to implement the prior off-line MT, it is necessary to design a test
circuit that imposes a current approximately square to the capacitor (Figure 5.16).
The power stage is supplied by a DC power supply and it is composed of a N
channel enhancement mode silicon power field effect transistor, a thick film non-
inductive resistor, R1, soldered to the capacitor (DUT), a variable wire-wound
resistance, R, that is used to discharge the capacitor and a power resistor, R0, that is
used to limit the maximum current. The resistor R1 is used simultaneously to limit
the capacitor current ripple and as a current sensor. The control circuit must ensure
that the capacitor time constant during both states is high enough, so that the
capacitor current is approximately a square waveform.
The data acquisition system is composed of an oscilloscope and a micro-
computer with numerical computation software; alternatively, the oscilloscope can
be replaced by a suitable data acquisition board.
In the same way as the first off-line MT, the simplicity of this methodology
allows its implementation in an embedded system. For that, a low-cost system
based on a DSP can be used to implement the proposed algorithm, together with,
R0
R1 iCap
Control +
circuit
C
– +
Vin R
DC
ESR
vCap
power
supply
Oscilloscope
ESL
DUT
Microcomputer
–
a liquid crystal display (LCD) to display the ESR and C values. In this way, it is
possible to construct a simple LCR meter for the capacitors under analysis.
It should be noted that this last technique (Figure 5.16) computes the DC
capacitance, which is slightly higher than the AC capacitance computed using the
prototype of Figure 5.14. However, this does not affect their use as off-line fault
diagnostic techniques.
The measurement technique based on the prototype of Figure 5.14 involves a
more complex experimental prototype than the one based on the prototype of
Figure 5.16. However, the implementation of the mathematical algorithms (5.18)–
(5.20) requires less computational effort than the algorithm (5.22).
ESRðT Þ ¼ a þ b e d
T
(5.23)
where T represents the capacitor core temperature and a, b and d depend on the
capacitor type.
Equation (5.23) can be rewritten as follows:
ESRðT Þ ¼ a 1 þ b ecT ; a ¼ a; b ¼ a b; d ¼ c1 (5.24)
Xcond ðT Þ ¼ t1 T þ t2 (5.26)
Subsequently, using the LMS algorithm [see (5.27)], it is possible to extract the
values of t1 and t2 from the experimental data, which can be acquired using the
prototype presented above together with the circuit of Figure 5.14. In this way, it is
possible to estimate the capacitance temperature multipliers, since the ESL value is
approximately constant:
2 3 2 N 3
XN X
N X
6 Ti2 Ti 7 " # 6 ðTi Xcondi Þ 7
6 i¼1 7 t 6 7
6 i¼1
7 1 ¼ 6 i¼1 7 (5.27)
6X 7 t2 6 X 7
4 N 5 4 N
5
Ti N Xcondi
i¼1 i¼1
where Ti, Xcondi and N represent the temperature of sample i, the reactance of
sample i and the total number of samples, respectively.
The effect of the frequency on the ESR can be modelled through (5.6). How-
ever, due to the complexity of (5.6) it will be used the following equation, that is
equally valid [63]:
DF OX þ w C RS DF OX
ESR ¼ ¼ þ RS (5.28)
wC wC
where DFOX represents the dissipation factor of the oxide layer (Al2O3).
In the following, the mathematical model is presented that describes the effect
of frequency on the ESR, which is accomplished using (5.28):
K1 DF OX
ESR ¼ þ K2 ; K1 ¼ ; K2 ¼ R S (5.29)
f 2pC
Capacitors 229
Finally, using the LMS algorithm it is possible to obtain the frequency multipliers:
2 3 2 3
XN
1 X
N
1 X
N
ESRi
6 7 " # 6 7
6 i¼1 fi2 f
i¼1 i 7 K1 6 i¼1 fi 7
6 7 ¼6 7 (5.30)
6X 7 6X 7
4 N 1 5 K2 4 N 5
N ESRi
f
i¼1 i i¼1
where fi, ESRi and N represent the frequency of sample i, the ESR of sample i and
the total number of samples, respectively [53].
R
230 V,
50 Hz
C
ESR
ic vO
DC power supply
ESL
Oscilloscope
DUT
The previous prototype will run under a specific operating frequency (50 or
60 Hz), which is not a problem, since it will be used to implement an OFFDT. One
of the algorithms represented by (5.18)–(5.20) can be used to extract both values of
ESR and Xcond.
Another solution also quite simple, which replaces the oscilloscope by a
multimeter, was presented in [65]. This new OFFDT assesses the capacitor health
status through the estimation of both ESR and C values, which are not computed for
a specific operating frequency. In this case, both ESR and C are estimated through
the capacitor impedance.
If the capacitor operating frequency is lower than its resonance one, it is pos-
sible to define that capacitor impedance in the following manner:
sffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
2
1
jZcond j ¼ ESR þ 2
(5.31)
2pf C
Using (5.32), the LMS algorithm [see (5.33)] and several values of Zcond, at
different operating frequencies, it is possible to estimate both ESR and C:
2 N 2 3
X 1
6 N " #
6 2 p fi 7 7 K1
6 i¼1
7
6X 2 XN 4 7
4 N 1 1 5 K2
i¼1
2 p fi i¼1
2 p fi
2 3 (5.33)
X
N
6 ðZcondi Þ 7
6 7
6 i¼1 7
¼6 !
2 7
6XN 7
4 Zcondi
1 5
i¼1
2 p fi
where fi, Zcondi and N represent the frequency of sample i, the Zcond of sample i and
the total number of samples, respectively, such that fN must be less than the capa-
citor resonant frequency.
In order to obtain experimentally the Zcond values, the prototype of Figure 5.14
should be used. However, the oscilloscope will be replaced by a true RMS multi-
meter. The capacitor impedance can be easily calculated through the ratio of the
RMS values between the capacitor voltage (vcRMS) and current (icRMS):
vcRMS
jZcond j ¼ (5.34)
icRMS
Capacitors 231
The previous OFFDTs use the capacitor voltage and current to estimate both
values of ESR and C.
Alternatively, it is possible to compute C using the capacitor discharge time.
In [66], it was proposed a very simple prototype based on the time-constant mea-
surement methods, which evaluates the capacitor health status by calculating its
capacitance.
By considering a simple RC network with the capacitor fully charged, it is
possible to represent the capacitor voltage (vcond) during the discharge state, as
follows:
dvcond vcond vcond ðtd Þ td t0
C ¼ ) log ¼ (5.35)
dt R vcond ðt0 Þ RC
where vcond, R, t0 and td represent the capacitor voltage, the discharge resistor, the
initial time and the capacitor discharge time, respectively.
Usually, the capacitors under analysis have high capacitance, so the discharge
time is very large. Thus, td will be replaced by the time the capacitor requires to
discharge ¾ of the stored energy, which corresponds to half of the initial voltage.
Therefore, the new td can be computed in the following manner:
C ¼ td 104 (5.38)
Using the previous relationships, it is possible to design a simple and cheap
experimental prototype [66], which is able to compute the capacitor capacitance
according to (5.38).
The prototype proposed in [66] can be subdivided in two circuits: the counter
circuit and the control circuit.
The first circuit is responsible for counting the number of periods the capacitor
needs to reach half of the initial voltage. For this purpose, it uses 4-bit counters
connected in cascade, which are synchronized with the same clock signal. The
counting ends, each time one of the counters control inputs is activated (enable
input). The clock signal can be generated using a 555 CI, or an Attinny85 micro-
controller, and must operate at a specific frequency according to the capacitance
measurement range. Each 4-bit counter is connected using a BCD to seven-segment
driver, to a display of 7 segments, which display the capacitor capacitance
according to (5.38).
The control circuit determines when the counter should start and stop counting
and, for that, it should generate two control signals, which determine the starting
232 Diagnosis and fault tolerance
point and the ending point of the counting. Thus, two 741 ICs, an RC network and a
voltage divide were used. The starting signal is generated when the capacitor is
completely charged, while the end point is generated when the capacitor voltage is
lower than half of the initial one.
In order to better identify the presented OFFDTs, they are summarized in
Table 5.2.
The techniques presented in Table 5.2 estimate the electrical parameters that
are commonly used to evaluate the capacitors health status. It is now important to
define which criteria should be used to identify the capacitor end-of-life limit.
The most commonly used criteria were presented at the beginning of
Section 5.4.
In the case of Al-Caps, it is the loss of 20% of the initial capacitance or dou-
bling the initial ESR value. This criterion gives rise to two different methodologies
that permit at any time to decide if the capacitor should be replaced:
● Use the capacitance initial value and compare it with the actual one. If the
actual capacitance value decreases in more than 20%, the capacitor should be
replaced.
● Use the ESR initial value and compare it with the actual one. If the actual ESR
value doubles in comparison with the initial one, the capacitor should be
replaced.
Capacitors 233
Table 5.3 Different criteria for evaluating the state condition of Al-Caps [67]
Criteria Description
1 Use the maximum dissipation factor (DFMAX) given by the manufacturer at
120 Hz as the reference value (for a sound capacitor) and compare it with the
actual one at the same operating conditions. If the actual value is higher than
twice DFMAX, than the capacitor should be replaced.
2 Use the first criteria presented above – compare the initial value of C (sound
capacitor) with the actual one.
3 Use the second criteria presented above – compare the initial value of ESR
(sound capacitor) with the actual one.
4 Compute the typical ESR value (typESR) at 1 kHz, which can be obtained from a
sampling of ten capacitors of the same type. The value of typESR should be
used as a reference value. Therefore, if the actual ESR value of the capacitor
is higher than twice typESR, the capacitor should be replaced.
5 Compute the typical C value (typC) at 120 Hz, which can be obtained from a
sampling of ten capacitors of the same type. The value of typC should be used
as a reference value. Therefore, if the actual C value of the capacitor
decreases by 20% in relation to typC, the capacitor should be replaced.
6 Some manufacturers give the typical ESR value at 120 Hz. If that is the case,
use this value as a reference value. If the actual ESR value of the capacitor is
higher than twice the typical ESR given by the manufacturer, the capacitor
should be replaced.
Criteria 2 and 3 are the most conservative ones; therefore, they should be used
in applications where the reliability is of prime importance. The application of
these two criteria is more complex, because they require measurements of all new
capacitors. Criterion 2 can be applied if OFFDT2 or OFFDT3 or OFFDT4 or
OFFDT5 or OFFDT6 is used. The C measurement accuracy increases as measure-
ments are performed near low frequencies (50, 60 or 120 Hz), because the ESL
effect is negligible. In case of OFFDT3 and OFFDT6, DC capacitance is measured,
which is not a problem since the reference value is measured under the same
operating conditions. Criterion 3 can be applied if OFFDT1 or OFFDT2 or OFFDT3
or OFFDT4 or OFFDT5 is used. The ESR measurement accuracy increases as
measurements are performed near the capacitor resonance frequency, thus, a
measurement frequency of 1 kHz would be a good choice.
Criteria 4 and 5 require a set of initial measurements to compute the typical
ESR and C values, which can be obtained from a sampling of ten capacitors of the
same type. After estimating the ESR and C values of a sample of ten sound capa-
citors, the typical values should be computed and, for that, the mean value of the
initial measurements (ESR and C) should be computed. If the ESR maximum
deviation is higher than 25% or C maximum deviation is higher than 5%, the
obtained reference values should not be used [67]. The application of these two
criteria requires the purchase of ten capacitors of the same type, thus, these two
criteria should be applied when several capacitors of the same type are used in the
same application. Criterion 4 can be applied if OFFDT1 or OFFDT2 or OFFDT3
or OFFDT4 or OFFDT5 is used, and criterion 5 can be applied if OFFDT2 or
OFFDT3 or OFFDT4 or OFFDT5 or OFFDT6 is used.
For MPPF-Caps, the most commonly used criterion is the loss of 2% to 10% of
the initial capacitance. Therefore, if the actual capacitance value decreases more
than 10%, when compared with the initial one, the capacitor should be replaced.
However, in applications where the reliability is of prime importance, the criterion
must be more conservative, so, the capacitor should be replaced if the actual
capacitance value decreases more than 2% when compared with the initial one.
This criterion can be applied if OFFDT2 or OFFDT3 or OFFDT4 or OFFDT5 or
OFFDT6 is used.
Output filter
ic +
iout
Control
Vin + – circuit vc vout
R
C
ESR
Al-Cap
TON
TON
iC vout
∆vout OX
0 D×T T 0 D×T T
0.5 × D × T
(a) (b)
The authors consider that the capacitor current (iC) waveform is approximately
squared due to the high operating frequency of the converter (Figure 5.19(a)),
besides, the ESL effect is neglected. Therefore, the output voltage, vout, can be
represented as follows (Figure 5.19(b)):
vout ¼ vC þ ESR iC (5.39)
Thus, it is possible to represent the theoretical waveforms of iC and vout as
shown in Figure 5.19.
Two different analytical relationships are proposed:
ð
DT
1
jDvout jdt
T
hDvout iTON 0
ESR ffi ¼ (5.40)
hiC iTON ð
DT
1
jiC jdt
T
0
Capacitors 237
DT
Dvout
Dvout OX 2
ESR ffi ¼ (5.41)
hiout i hiout i
where hDvout iTON , hiC iTON , Dvout OX , hiout i, D and T represent the mean value of the
output voltage ripple during conduction stage, the mean value of capacitor current
during conduction stage, the output voltage ripple halfway the conduction stage,
the mean value of output current, and the duty cycle and the switching period,
respectively.
To implement (5.40), it is necessary to introduce a current sensor into the
capacitor; therefore, it is an invasive technique. In the second case, (5.41),
the current sensor can be applied at the output of the converter, and therefore, it can
be considered a non-invasive technique.
Later, it was shown that the previous relationships can also be used in some
non-isolated converters such as boost and buck-boost converters operating in con-
tinuous conduction mode (CCM) and in discontinuous conduction mode (DCM)
[53,69,70].
A new ONDT for a boost and buck-boost converters based on an analytical
relationship between the output voltage ripple, Dvo, and the input current, iin, was
presented later in [71]. This technique does not need a current sensor inside the
converter; in addition, the authors consider the effect of the capacitor temperature.
The ESR value can be obtained manually or automatically using the following
analytical relationship:
1
ESR ffi (5.42)
maxðiin Þ Io
Dvo Vo
where max(iin), Vo and Io represent the maximum value of input current, the mean
value of output voltage and the mean value of output current, respectively.
The manual process can be implemented through an oscilloscope, being
dependent on the operator ability. The automatic process eliminates the human
errors. Nevertheless, it requires a prior reduction of the waveforms noise, which is
done through linear Lagrange interpolating polynomials. Afterwards, a simple
program based on the maximum and minimum search algorithms can be used to
compute Dvo and max(iin). The feasibility of this technique has been demonstrated
in [71], using an experimental prototype, an oscilloscope and a microcomputer with
numerical computation software.
The effect of the capacitor temperature was also considered and, for that pur-
pose, two solutions were suggested. The first, simpler, proposes the implementation
of the technique at a specific predefined temperature. The second, more complex,
requires the prior calculation of the temperature multipliers, which will be used,
later, to normalize the ESR value [71]. In this case, the temperature multipliers were
obtained using experimental results, together with the least mean square algorithm
(cubic approximation):
ESRðT Þ ¼ K1 T 3 þ K2 T 2 þ K3 T þ K4 (5.43)
238 Diagnosis and fault tolerance
D1
L
Output filter
D2 ic
iout
vc vout
D3 R
C
+ Control
Vin circuit
ESR
–
Al-Cap
1:n
where ESR(T) represents the mathematical model that describes the evolution of
the ESR with the capacitor case temperature T.
In [72], the authors proposed a new deterioration diagnostics method for
evaluating the capacitor health status used in the output filter of a forward converter
(Figure 5.20).
The following analytical relationship was proposed:
Dvout
ESR ffi (5.44)
DiC
where Dvout and DiC represent the output voltage ripple and the capacitor current
ripple, respectively.
In order to compute the previous analytical relationship, it is necessary to use a
current sensor inside the converter, which makes this technique invasive.
It was later shown that the above relationship can be used in a non-isolated
buck-type converter operating in CCM and DCM [73].
However, it should be stated that the previous relationships are only valid
under permanent regime, which means that load variations are not considered;
beyond that, some authors did not consider the temperature effect.
The following ONDT use a reference system for the evaluation of the capacitor
health status.
In [74], the authors present a new fault diagnostics technique for DC–DC
converters, namely, for a zero-current switched secondary-resonant half-wave
DC–DC forward converter (Figure 5.21).
The power section of the previous circuit is composed of several elements,
namely a MOSFET, diodes, polypropylene capacitors (Cr1 ; Cr2 and Cr3 ) and Al-
Caps (Co1 ; Co2 and Co3 ).
The authors show that the most significant modification due to the wearing out
of Al-Caps is an increase in the fundamental component of the output voltage ripple
(Dvoutf), which is independent of the load variations. If one of the three capacitors
of the output filter has reached its life limit (the ESR has doubled), considering that
Capacitors 239
Rcarga
D2
Vin
Dd Rd
Q
Control
circuit
Cd
the other two are still new, the Dvoutf increases by more than 16%. On the other
hand, for the same situation, the increase in the net resistance of the three capacitors
(ESRfilter) is approximately 20%, which is close to the increase of Dvoutf. In this
way, the authors propose the use of ESRfilter for fault detection, rather than the ESR
of each individual capacitor.
Then, the authors experimentally obtained the relationship between the per-
centage increase in the fundamental component of the output voltage ripple
(%Dvoutf) with respect to the percentage increase of the net resistance of three
capacitors (%ESRfilter), for an ambient temperature of 25 C, and used it to evalu-
ate the capacitor health status.
It should be noted that the prior technique requires the computation of an
enormous collection of curves, which takes into account not only the effect of load
variation or the input and output voltage variations but also the effect of tempera-
ture. Thus, its implementation is quite complex and reveals unfeasible in a com-
mercial product. On the other hand, it does not identify which capacitor needs to be
replaced.
Later, in [5], the authors proposed a fault diagnostic technique that permits
the estimation of the ESR value of Al-Caps and, simultaneously, determines
their remaining life until failure. This technique is applied to two different
DC–DC converters: a half-bridge DC–DC forward-type converter (Figure 5.22)
and a zero-current switched secondary-resonant half-wave DC–DC forward con-
verter (Figure 5.21).
In order to implement the previous technique, first, a reference system must be
built for a converter with sound capacitors, which should store a set of physical
quantities for different operating conditions, namely, the fundamental component
of the output voltage ripple (Dvoutf), the input voltage (Vin), the output current (Iout),
the ambient temperature (Ta) and the capacitor case temperature (Tc).
Subsequently, during the converter operation, the same quantities (Dvoutf, Vin,
Iout, Ta and Tc) must be acquired. The combination of these last values, with the ones
of the reference system, makes it possible to assess the output capacitor health status.
240 Diagnosis and fault tolerance
Q1 n:1 D1 LO
Rcarga
D2
+ CO
Vin
–
Q2
In order to compute both ESR and the time before failure, the Tc and Dvoutf
must be measured. The case temperature takes into account Ta and the heating
produced by the capacitor current, while Dvoutf represents the best image of the
output voltage ripple, Dvout. The later represents the only waveform of the con-
verter that modifies with the increase of the capacitor ESR value, being almost
proportional to the net resistance of filter capacitors (ESRfilter) [5,74].
On the other hand, the measured values of Tc and Dvoutf depend on Vin, Vout and
Ta. Therefore, the following relationships should be obtained experimentally:
Tc ffi f1 ðIout ; Vin ; Ta Þ
(5.45)
Dvoutf ffi f2 ðIout ; Vin ; Ta Þ
Thus, by comparing the present value of Dvoutf with the one obtained by the
reference system for a sound capacitor, at the same operating conditions (Vin, Iout,
Ta and Tc), it is possible to determine the capacitor ESR value.
In order to compute the capacitor remaining life, first, it is necessary to con-
struct the ESR prediction model versus time and temperature. For this purpose, the
experimental results obtained from the ageing tests carried out on the capacitors in
use, as well as Arrhenius’s law, were used. Therefore, the authors obtained the
following equation:
1 1 4;700
¼ 1 k t eT þ273 (5.46)
ESRðtÞ ESRð0Þ
where ESR(t), T, t, ESR(0) and k represent the ESR at time t, the ageing tempera-
ture, the ageing time, the ESR of a sound capacitor and a constant that depends
on the capacitor, respectively. The value of k was computed by the least squares
method to fit the experimental ageing tests [5].
Finally, using (5.46), ESR(0), the actual ESR and Tc, it is possible to compute
the capacitor actual operating time (t1). Thus, the operating time of an aged capa-
citor (t2) can be calculated in the same way [5]. The difference between t2 and t1
gives the capacitor remaining life.
The technique proposed in [5] was executed through a computer program,
which means that all measured quantities need to be converted into a DC value to
be processed; for that, a data acquisition board can be used.
Capacitors 241
Later, the previous methodology was applied with success in the input and
output capacitors of two industrial switch-mode power supplies: a forward half-
bridge asymmetrical DC–DC converter and a forward half-bridge symmetrical
AC–DC converter [75].
In [5,74,75], the characteristics of Al-Caps, as discussed in the previous
sections, are further highlighted, as follows:
● Al-Caps are the most vulnerable elements of the entire power section of
SMPS.
● The failure rate of this component increases much more than the remaining
elements of the power section of SMPS with increasing temperature.
● Al-Caps electrical parameters (ESR and C) change with the temperature.
● Circuit 1 – responsible for computing the ESR value of the capacitor that is
operating in the converter (ESRuse).
● Circuit 2 – responsible for computing the ESR value of a sound capacitor at the
same operating temperature (ESRsound).
● Circuit 3 – compares the previous ESR values, and turns on the LED, when the
ESRuse exceeds in more than two times the ESRsound.
242 Diagnosis and fault tolerance
In [76], it was experimentally verified, through the use of an LCR meter, that
the capacitor impedance, Zcap, at the converter operating frequency is nearly equal
to the capacitor ESR. Consequently, it is possible to write the following equation:
Dvoutf
ESRuse ¼ ESR ffi Zcap ¼ (5.47)
icf
The above ratio can be computed through circuit 1. For that, the previous
circuit measures the capacitor current using a toroidal core and the icf is obtained
thanks to a band-pass filter and an RMS to DC converter. The Dvoutf is obtained in
the same way as icf. Finally, (5.47) is executed using the analogue divider
(Figure 5.23).
In order to obtain the ESRsound value, first, it is necessary to obtain the math-
ematical function that describes the relation between the ESR of a sound capacitor
with the capacitor core temperature, Tc. For this, the authors use an LCR meter to
calculate the experimental relationship between the ESR and Tc of a sound capa-
citor. The previous function can be modelled using (5.23) and non-linear regres-
sion. Finally, during the converter operation, the capacitor core temperature is
measured and used, together with the previous mathematical model, to compute the
ESRsound value. The value of Tc is measured using a temperature sensor on the
capacitor case together with a signal conditioner. The mathematical model can
be represented by and exponential amplifier circuit (Figure 5.23).
The third circuit makes the comparison between ESRuse and ESRsound, and for
this, a simple circuit with a comparator is used. The maximum ESR limit can be
defined by selecting the right switch (S1, S2 and S3), as can be seen in Figure 5.23.
The previous circuits were systematized in Figure 5.23.
ESR = a + b × exp(–TempC/d)
Signal conditioner (Tc)
(Exponential amplifier circuit)
S1 LED
S2
S3
Al-Caps
The previous solution requires the use of a high bandwidth filter to avoid both
dependence on the converter duty cycle and the capacitor capacitive reactance,
namely, in AC–DC converters. The preceding solution leads to an analogue solution
of large realization effort. On the other hand, in some drive systems, the switching
frequency is relatively small, so, the output signals of the band-pass filters would be
very small, which can cause problems to the analogue RSM to DC converters [77].
The concept underlying the previous methodology was later implemented
through digital realization in [78–80]: the capacitor impedance (Zcap), which is
approximately identical to the ESR value near the converter switching frequency,
is approximately equal to the ratio between the fundamental components of the
capacitor ripple voltage (Dvoutf) and capacitor current (icf). The aforementioned
relationship was verified in [76] through (5.47).
In [78], the authors present an ONDT capable of identifying the capacitors and
inductors health status, used in the output filter of step-down DC–DC converters.
Inductors, like capacitors, can present two failure modes: catastrophic failures
(structural failure) and degradation failures (parametric faults). The most common
structural failure in inductors is the open-circuit of the inductor wires due to ther-
mal overstress. In turn, the thermal overstress can be the consequence of short-
circuits between adjacent turns, which result from bad insulation of the wires that
make up the inductor, the presence of nicks and kinks in the wires, high currents or,
simply the result of the natural ageing process. Therefore, these short-circuits can
be considered a parametric fault, which manifests itself by the gradual reduction of
the inductor inductance [78]. The reduction in the inductance leads to an increase of
the inductor current ripple, therefore, the capacitors are subject to higher stress and
the output voltage ripple increases. This situation may be particularly critical in
applications that have maximum output ripple limits. Beyond that, this failure can
also condition the application of ONDTs that are based exclusively on capacitor
voltage ripple. It is therefore essential to periodically evaluate this failure.
Figure 5.24 shows the equivalent circuit of an inductor, where RC represents
the core resistance, RW the wires resistance, L the inductor inductance and C the
parasitic capacitance (turn-to-turn and turn-to-core).
The operating frequency of SMPS is considerably lower than the resonance
frequency of the inductor; in addition, these inductors have minimum losses. In this
way, it is possible to conclude that the inductor impedance near the converter
operating frequency is fundamentally due to the inductance [78].
L RW RC
vL
L
iL
Δvout
ESR RLOAD
Thus, using the previous conclusion, in conjunction with the principle pre-
sented in [76], it is possible to obtain a simplified AC model of the output filter for
a step-down DC–DC converter [78].
Using the output filter simplified model (Figure 5.25), it is possible to obtain
the following equations:
VLf
Lffi (5.48)
ILf 2 p f
DVoutf
ESR ffi (5.49)
DVoutf
ILf
RLOAD
where L, ESR, RLOAD, ILf, VLf and DVoutf represent the inductance value, the
equivalent series resistance, the load resistance, the amplitude of the first harmonic
of inductor current, the amplitude of the first harmonic of inductor voltage and the
amplitude of the first harmonic of output voltage ripple, respectively.
Later, in [79], the principle proposed in [76] was also used to design a fault
diagnostic technique that is able to evaluate the state condition of Al-Caps used on
the primary side of ATX power supplies. These capacitors have a high failure rate,
representing one of the weakest components of this equipment. On the other hand,
the ageing of Al-Caps may lead to the destruction of other components; in parti-
cular, of the transistors that are on the secondary side of ATX power supplies,
which reinforces the importance of this ONDT.
The traditional architecture of an ATX power supply consists of two main
stages: the primary stage and the secondary stage. The first one, where the men-
tioned capacitors are, is responsible for converting the AC power into the unregu-
lated DC one. The second one converts the unregulated DC voltage into a regulated
one and, for that, it uses a switch mode isolated DC–DC converter, which operates
at very high operating frequency.
In this way, it can be concluded that the voltage and current on the capacitors,
placed on the primary side of the ATX power supply, have two large harmonics:
one at low frequencies (100 Hz or 120 Hz) due to the rectifier bridge and other at
the DC–DC converter switching frequency. This second frequency is close to the
Capacitors 245
Dvoutf ðnÞ
ESRðnÞ ffi Zcap ðnÞ ¼ (5.52)
icf ðnÞ
According to the authors, the previous ratio can be used to predict the capacitor
health status in the future [80].
The former technique presents some drawbacks, namely, it requires the use
of fast analogue-to-digital (A/D) converters with high dynamic resolution for
the direct real-time sampling of the capacitor current and voltage [77]; the tem-
perature effect is not considered which may lead to erroneous conclusions; it
requires a current sensor inside the power supply, in the same way as the techniques
presented in [78] and [79], and the authors do not explain how to predict the
capacitor health status in the future.
246 Diagnosis and fault tolerance
The use of the extra sensor inside the power supply to acquire the capacitor
current brings some shortcomings, namely, the need of space and additional wiring
from the capacitor to the output. In turn, extra wiring increases the output voltage
ripple and, simultaneously, increases the inductive effect, which is particularly
critical in circuits that operate at high frequencies such as SMPS. Thus, some
authors have proposed new ONDTs in which other quantities were used instead of
the capacitor current.
In [81], the proposed ONDT uses the input current and output voltage ripple,
together with a DFT algorithm and LMS algorithm, to predict the capacitor ESR of
the Al-Cap used in the output filter of step-down DC–DC converters. The ESR is
computed from a simple analytical relationship between the first harmonic of
inductor current, iLf, and the first harmonic of output voltage ripple, Dvoutf:
Dvoutf
ESR ¼ (5.53)
iLf
In order to avoid the introduction of a current sensor inside the buck converter, the
inductor current, iL, is reconstructed using the input current, iin, and an LMS algorithm.
(
m1 t þ b1 ; t 2 ½0; D1 T ½
iL ð t Þ ¼
m2 t þ b2 ; t 2 ½D1 T; T½
X1
NPT X1
NPT X1
NPT
NPT1 ðiin ðiÞ tðiÞÞ iin ðiÞ tðiÞ
i¼1 i¼1 i¼1
m1 ¼ !2
X1
NPT X1
NPT
NPT1 ð t ð i ÞÞ 2 ðtðiÞÞ
i¼1 i¼1
(5.54)
X1
NPT
2
X1
NPT X1
NPT X1
NPT
ð t ð i ÞÞ iin ðiÞ ðiin ðiÞ tðiÞÞ tðiÞ
i¼1 i¼1 i¼1 i¼1
b1 ¼ !2
X1
NPT
2
X1
NPT
NPT1 ðtðiÞÞ ð t ð i ÞÞ
i¼1 i¼1
hvO i
2 b1
R
m2 ¼ b2 ¼ D T ðm1 m2 Þ þ b1
ð1 DÞ T
where NPT1, m1, m2, D, t, T and R represent the number of samplings during
conduction stage, the slope of iin and iL during conduction stage, the slope of iL
during non-conduction stage, the duty cycle, the time vector, the switching period
and the load resistance, respectively.
iLf is computed using DFT and the reconstructed waveform.
However, the previous methodology requires high sampling frequency, which
limits its implementation in a low-cost system based on a DSP. In order to
Capacitors 247
overcome the previous drawbacks, in [82] a new technique was proposed, which
uses the following analytical relationship to compute the ESR:
dvout
R
ESR ffi dt (5.55)
diL dvout
R
dt dt
To prevent the introduction of a current sensor inside the buck converter, the
slope of the inductor current is calculated from the input current during
the conduction stage. In this methodology, the authors consider the temperature
effect on the capacitor and, for that, the prior calculation of the temperature
multipliers is required. This information will be used, later, to normalize the ESR
value.
In [83], the authors proposed a new method to detect the rise of the ESR of Al-
Caps related to the LC filters used in SMPS (Figure 5.25); for this, only the output
voltage waveform was used. The preceding technique is based on the following
assumptions, some of which have already been mentioned:
● The output voltage ripple is determined by the capacitor’s ESR and inductor’s
current ripple.
● Under steady-state regime, the amplitude of inductor current ripple remains
unchanged, so, the amplitude of the output voltage ripple is determined by the
capacitor’s ESR.
● Most SMPS have an LC filter to accomplish the output voltage regulation.
● The output voltage ripple is a good indicator of the rise of ESR, which, in turn,
is an indicator of the capacitor ageing status.
In order to implement this technique, the authors proposed a very simple cir-
cuit composed of:
● A band-pass filter, whose function is to allow the closest harmonics to the converter
switching frequency to pass, preventing the passage of the remaining harmonics.
● A rectifier and a low-pass filter that converters the previous waveform into a
DC one. This voltage is correlated to the ESR.
● A hysteretic comparator that compares the previous value with a pre-
determined reference voltage, whose output can trigger a warning device.
● A time-delay circuit whose function is to avoid errors due to start-up transients.
However, the effect of temperature is not considered in [83]. Moreover, it has
many of the disadvantages of the technique presented in [76], and assumes that
L remains unchanged.
All methodologies presented so far have been tested on switch mode DC–DC
converters, unlike the next two techniques that were applied to PWM
adjustable speed drives (ASDs).
The ONDT presented in [84] relies on the fact that, in steady-state regime,
the power in the capacitor is fundamentally the result of the losses due to the
ESR. Therefore, the ESR is computed though the ratio between the average
248 Diagnosis and fault tolerance
power dissipated in the capacitor (P) to the square of the RMS value of capacitor
2
current (IDC ):
ð
1 t
pðtÞdt
P T
ESR ffi 2 ¼ ð t 0 (5.56)
IDC 1 2
iDC ðtÞ dt
T 0
where p(t), iDC(t) and T represent the capacitor instantaneous power, capacitor
instantaneous current and the period, respectively.
The method proposed in [84] was implemented in a three-phase 6 kVA/230 V
ASD through an analogue-DSP and the temperature effect was also considered.
In [85], the authors report that the failure rate in Al-Caps is roughly equal to
twice the failure rate of the power transistors, which reinforces the importance of
their early diagnosis. The ONDT presented in [77,85] also uses (5.56), and it was
implemented in a low-cost single-chip microprocessor [77,85]. The implementation
of the ONDT proposed in [77,85] is quite simple, as can be seen below:
● After acquiring the capacitor voltage ripple and current waveforms, it is pos-
sible to obtain both p(t) and iDC(t)2 by means of multipliers.
● The average values of p(t) and iDC(t)2 can be derived through low-pass filters.
● The ESR value can be computed by a simple division operation.
● The temperature effect is also considered and the temperature multipliers will
be used to normalize the ESR value.
The authors state that the proposed method does not require specific frequency
compensation as in [76] or high-performance DSP as in [80]. Thus, the proposed
monitoring unit is directly connected to the Al-Cap and it was realized using a low-
cost single-chip microcontroller, implemented in a small PCB, installed between
the capacitor screw terminals and the converter bus-bars. The current is sensed
through a low resistance (shunt resistor) inserted into the GND current path. The
specific position of the monitoring unit, in the vicinity of the electrolytic capacitor,
provides a simple way for measuring the capacitor temperature required for eval-
uating the estimated ESR. This can be easily performed since the microcontroller
feature an on-chip temperature sensor.
However, since the shunt resistor for the current measurements was inserted
in the power wiring of the DC-link, this may reduce the converter’s reliability.
Nevertheless, the authors claim that this problem can be mitigated with the use, as
an alternative to the shunt resistor, of a current-sensing device based on a PCB
Rogowski coil sensor (RCS) [85].
In [86], the authors state that the methods already used to determine the
capacitor power losses are not accurate because of the capacitor model (Figure 5.6).
In the previous model, ESR varies with the operating frequency; therefore, in order
to compute the total power losses, it is necessary to identify the ESR values for all
harmonics presented in the capacitor current. For this reason, in [86], a new elec-
trical model for the capacitor is proposed, which considers the variation of the
electrolytic capacitor parameters with the temperature and frequency (Figure 5.26).
Capacitors 249
Ra L C
Rb Rc
The electrical model parameters (Ra, Rb, Rc, C and L), which are frequency
independent, unlike ESR and C in Figure 5.6, are tuned using a genetic algorithm
(GA). GA models with precision the behaviour of the capacitor for large ranges of
temperature and frequency. The optimization step was performed by minimizing
the error between measurement and algorithm calculation using a cost function
given by the following expression [86]:
1X 2
Jmin ¼ logjZjmeasures logjZjcomputation (5.57)
2
It was shown that Ra, which is the main component of the capacitor ESR, is the
best fault indicator since it varies with ageing, unlike Rb, Rc and L, which remain
practically constant during Al-Cap wear out.
The proposed Al-Cap model was integrated into a boost-type PFC working
under CCM. Two control types were used: PWM and hysteresis controls. The
authors revealed that, at steady-state operation of the PFC, the spectral component
of the output voltage ripple at the converter switching frequency gives a good
image of the resistance Ra. Consequently, the proposed method computes Ra using
a reference system and some real-time measurements, such as the converter output
voltage ripple, output current and the capacitor case temperature. On the other
hand, this method also estimates the remaining lifetime of Al-Caps up to failure.
In [87], a new on-line ESR estimation method for solar PV-based DC system
has been proposed. The target electrolytic capacitor is connected at the terminals
of the solar PV in order to absorb the switching current ripples produced by the
converter. It was shown that this method has the ability to work for both CCM and
DCM during steady-state regime.
The previous method can be described as follows. First, the PV voltage is used
to detect the steady-state regime, after which the operation mode (CCM or DCM)
using PV voltage and current is identified. In the following, some coefficients
(KCCM and KDCM) are computed, from which ESR is subsequently calculated.
ESR can be computed as follows:
● In CCM mode, ESR can be calculated as follows:
L KCCM
ESR ¼ (5.58)
Ts
where KCCM is a coefficient reflecting the CCM operation mode, and it is
computed using the difference between the solar PV voltages, vpv, sampled at
250 Diagnosis and fault tolerance
t ¼ 0 and t ¼ D Ts:
n o
vPV ðtÞjt¼0 vPV ðtÞjt¼DTs
KCCM ¼ (5.59)
VPV D
The inductor inductance, L, is computed from the inductor current wave-
form, during initial testing of the converter, D is the duty cycle and TS the
switching period.
● In DCM mode, ESR can be calculated as follows:
KDCM
ESR ¼ (5.60)
2
where KDCM is a coefficient reflecting the DCM operation mode, and it is
computed using the difference between the solar PV voltages sampled at t ¼ 0
and t ¼ 2 t1:
The estimated ESR cannot be used directly to monitor the electrolytic capacitor
health status because the temperature effect must be taken into account. Therefore,
the estimated ESR should be compared to the one of a sound capacitor at the same
operating temperature. The proposed technique does not require additional current
or voltage sensors. However, the ESR estimation error depends strongly on the
accuracy of KCCM and KDCM calculation; moreover, this technique is only feasible
in DC–DC converters used to connect the solar PV to the DC system. The authors
also present a formula for the capacitance; however, C was not used for the diag-
nosis and, therefore, was not experimentally validated. For this reason, the prior art
has been placed in this section.
In [88], the empirical mode decomposition (EMD) algorithm, combined with
Hilbert–Huang Transform (HHT), has been used to detect, in real time, the changes
occurred in the ESR value of the Al-Cap presented on the output filter of DC–DC
buck converters. It is shown that EMD, which is a signal-processing technique,
allows the determination of a number of intrinsic mode functions starting from the
output voltage and inductor current. The instantaneous values of the capacitor
voltage and current ripples are obtained by applying the EMD method and HHT
which, in turn, permits the computation of ESR.
In [89], a new type of RCS has been proposed for the purpose of applying a
new ONDT. This method was implemented in non-isolated single-switch DC–DC
Capacitors 251
VRCS +
RC snubber –
+ VL –
iL iC
Control
C R
Vin Diode
where iL, uout, R, ESR, C, L and Vin represent the inductor current, output voltage, load
resistance, capacitor equivalent series resistance, capacitor capacitance, the inductor
inductance and the input voltage, respectively. si represents the switch vector: s1 the
MOSFET and s2 the diode; thus s1 and s2 cannot be ON at the same time.
The RLMS method is used to identify the parameters on the hybrid model,
from which it is possible to determine the values of the R, ESR, C and L.
The RLMS method is based on linear regression models of the form [90,91]:
where y(t), j(t) and q represent the output vector, the regression matrix and the
parameter vector, respectively.
For the buck converter, at instant t, the output vector and the regression matrix
can be written in the following manner [90,91]:
s1 waveform is equal to 1, when the MOSFET conducts, and zero, when it does
not conduct. Therefore, s1 can be easily obtained from the MOSFET control signal.
s2 waveform is equal to the s1 complement in CCM, so, it can be obtained from s1.
In DCM, to obtain s2, it is also necessary to check when the current iL is zero.
The estimation vector can be obtained in the following manner:
1
q ¼ ½FN T FN FN T YN
q ¼ ½q1 q2 q3 q4 q5 q6 q7 q8 q9 q10
T Vin T ESR R Vin T
q ¼ 100 1 (5.68)
ðESR þ RÞ C L ðESR þ RÞ L
RT T ESR R T
0
ðESR þ RÞ C L ðESR þ RÞ L
Finally, it is possible to obtain R, ESR, C and L [90]:
Vin T ðq2 þ q6 Þ Vin
L¼ ;R ¼
q9 ð1 q4 q8 Þ Vin q10
L (5.69)
T R q10
Vin q10 L
C¼ ; ESR ¼
ðq 2 þ q 6 Þ R ðq2 þ q6 Þ Vin C
where T represents the sampling time.
In [90], a high speed data acquisition card was used with a maximum sampling
frequency of 20 MHz together with an industrial PC.
Later, in [91], a simplification was proposed in the regression model for both
buck and boost converters. In this way, it is possible to reduce the computational
effort involved in the calculations.
The estimation vector (q) of both converters (buck and boost) presents several
null and unity terms and also some terms that are proportional among them. In this
way, it is possible to reduce the order of the regression model without affecting the
computation of the desired parameters (R, ESR, C and L). Thus, for the buck and
boost converters, after simplification, the output vector (y(t)), the regression matrix
(j(t)) and the estimation vector (q) can be obtained.
Thus, for the buck converter [91]:
yðtÞ ¼ ½iL ðtÞ iL ðt 1Þ;uout ðtÞ T
2 ! 3
s12 ðt 1Þ uout ðt 1Þ
6 0 0 0 7
6 Vin s1 ðt 1Þ 7
6 7
jðt Þ ¼ 6 !7
6 s12 ðt 1Þ uout ðt 1Þ 7
4 u ðt 1Þ s ðt 1Þ i ðt 1Þ 0 5
out 12 L
Vin s1 ðt 1Þ
s12 ðt 1Þ ¼ s1 ðt 1Þ þ s2 ðt 1Þ
T RT T ESR R T
q¼ 1
ðESR þ RÞ C ðESR þ RÞ C L ðESR þ RÞ L
(5.70)
254 Diagnosis and fault tolerance
1. In a first moment, the output voltage, vout, the inductor current, iL, and the
MOSFET gate signal, vgate, are sampled during two switching cycles of the
converter under analysis (buck converter).
2. Then, both average values of inductor current, hiLi, and output voltage, hvouti,
are obtained, through trapezoidal integration:
1 X N
xðiÞ xði 1Þ
hxi ¼ (5.72)
N 1 i¼2 2
where x and N represent the state variables (iL, vout) and the number of samples
in one switching period, respectively.
3. Following, both iL and vgate waveforms are used to identify the converter
conduction stage (CCM or DCM).
Capacitors 255
4. After the previous step, it is already possible to compute the load resistance
value, R, through the converter average state model:
hvout iCCM hvout iDCM
hiL iCCM ¼ hiL iDCM ¼ (5.73)
R R ðD1 þ D2 Þ
where D1 and D2 represent the duty cycle and the period the inductor is being
discharged, respectively.
5. ESR is estimated from the following equation, proposed in [72]:
Dvout R
ESR ¼ (5.74)
DiL R Dvout
where Dvout and DiL represent the output voltage ripple and inductor current
ripple, respectively.
6. Finally, the values of L and C are evaluated from the converter continuous time
model obtained during non-conduction stage:
8
> diL ðtÞ vout ðtÞ
>
> ¼
>
> dt L
>
< dvout ðtÞ
>
R
¼ (5.75)
>
> dt ðR þ ESRÞ C
>
>
>
> 1 R ESR
>
: iL ðt Þ þ vout ðtÞ
ðR þ ESRÞ C ðR þ ESRÞ L
where the derivatives are obtained through polynomial interpolation and both
values of L and C are computed through the application of the LMS algorithm
to the previous equations.
To guarantee the reliability of the proposed technique, the authors impose the
following condition [92]:
fsamp
D2 2 ðm þ 1Þ (5.76)
fSW
where fsamp and fSW represent the sampling frequency and the converter switching
frequency, respectively; and m is used for evaluating the number of samples in the
data window for computing the derivative of each sample.
A methodology similar to the previous one was applied to both boost and buck-
boost converters in [93]. However, in this case, ESR is computed through (5.41) and
both C and L are obtained during conduction stage, by means of the LMS algorithm.
Thus, for L:
Vin 1 T
q¼ ¼ jT j j y
L
(5.77)
y ¼ ½iL ð2Þ iL ð1Þ; iL ð3Þ iL ð1Þ; . . . ; iL ðN Þ iL ð1Þ T
j ¼ ½tð2Þ tð1Þ; tð3Þ tð1Þ; . . . ; tðN Þ tð1Þ T
256 Diagnosis and fault tolerance
and for C:
1 1 T
q¼ ¼ jT j j y
C ðESR þ RÞ
T
vout ð2Þ vout ð3Þ vout ðN Þ (5.78)
y ¼ ln ; ln ; . . . ; ln
vout ð1Þ vout ð1Þ vout ð1Þ
j ¼ ½tð2Þ tð1Þ; tð3Þ tð1Þ; . . . ; tðN Þ tð1Þ T
where N represents the number of samples obtained during the conduction stage.
However, the accuracy of the techniques proposed in [92] and [93] depends on
the duty cycle. In the case of the technique proposed in [92], if the duty cycle is too
high, the number of samples of interest will be reduced, so that condition (5.76)
will not be respected; a similar situation will occur in the technique proposed in
[93] but, in this case, if the duty cycle is too low. This could disregard one of the
greatest advantages of the techniques proposed in [92] and [93] over the techniques
proposed in [90] and [91], which is the less number of samples needed for their
application.
In order to overcome the previous drawback, a unified method was proposed in
[94] for three non-isolated converters: buck, buck-boost and boost converters. In
this new method, the samples of interest can be acquired either in the conduction or
non-conduction stage, accordingly to the higher number of samples available.
Therefore, the estimation of L and C is performed for the state with the highest
number of samples and, for that, the continuous-time model related to that specific
state is used. The authors reported that this technique can be quite precise with only
25 samples per converter switching period.
The techniques proposed in [92–94] require a smaller number of samples; in
addition, the proposed algorithms are considerably simpler and faster, so, they can
be easily implemented in a DSP. On the other hand, the techniques proposed in
[90,91], although precise, require a very high sampling frequency, at least five
times higher when compared with the techniques proposed in [92–94]. Moreover,
the mathematical calculations are heavy, thus, their implementation involves an
industrial PC for better performance.
However, it should be mentioned that the techniques presented in [90–94]
require the introduction of, at least, three sensors in the converter; in addition, the
effect of the temperature is not taken into account.
In [95], the authors proposed an ONDT for capacitors used in the output filter
of boost converters connected to an unregulated AC–DC converter. Thus, the ESR
is obtained in the following manner:
Vfs
ESR ¼ (5.79)
Ifs
where Vfs and Ifs represent the RMS values of the capacitor voltage and current at
the converter switching frequency, respectively.
Capacitors 257
In turn, the capacitive reactance, XCap, and so, the capacitance, C, can be cal-
culated at the frequency of 120 Hz (twice the line frequency), as follows:
V120 Hz
XCap ¼ ð2 p 120 C Þ1 ¼ (5.80)
I120 Hz
where V120 Hz and I120 Hz represent the RMS values of the capacitor voltage and
current at 120 Hz, respectively.
In order to implement the proposed methodology, the capacitor current and
voltage must pass through a band-pass filter, whose central frequency depends on
the computed value: in the case of ESR, the centre frequency must be close to the
converter switching frequency; while in C it must be close to 120 Hz. Then, the
obtained values must pass through a RMS calculator. Finally, (5.79) and (5.80)
must be performed through an automatic-gain-controller [95].
The authors reported that the proposed technique works in non-stationary
systems provided that there is a good matching in the band-pass filter magnitude
and phase response for the capacitor voltage and current [95]. However,
the previous technique does not consider the temperature effect and it requires the
use of a current sensor near the capacitor. Besides, it is conditioned by the fact that
the DC–DC converter must be connected to an unregulated AC–DC converter;
therefore, its use is conditioned by the topology of the circuit.
In [96], the authors proposed a new ONDT for UPS. This new methodology takes
the advantage of the fact that it only uses the resources already existing in the UPS,
such as some sensors and powerful computational resources. Therefore, the authors
claim that the proposed methodology can work in background task without disturbing
the normal operation of the system. The proposed methodology uses the capacitor
transfer function, together with a Kalman filter, to extract both values of C and ESR.
The capacitor ESL can be neglected because the UPS converter operates far
below the resonant frequency of the capacitor. Thus, the capacitor transfer function
can be represented as follows:
VC ðsÞ ESR C s þ 1
H ðsÞ ¼ ¼ (5.81)
IC ðsÞ Cs
However, since the converters are digitally controlled, it is necessary to con-
vert the transfer function using the z-transform [96]:
b0 þ b1 z1 TS TS
H z1 ¼ ; b0 ¼ ESR þ ; b1 ¼ ESR (5.82)
1 z1 2C 2C
where TS represents the sampling period.
In order to extract both values of b0 and b1, the authors use different forms of
Kalman Filter.
The converter used was a boost converter, which had a current sensor in the
inductor. Therefore, the capacitor current, Ic, was obtained through the following
equation [96]:
Ic ¼ Il PWM hI1 PWMi (5.83)
258 Diagnosis and fault tolerance
where Il, PWM and hi represent the inductor current, the pulse width modulator and
the average value, respectively.
The temperature effect is also considered in the computation of C and ESR.
In addition to the computation of the ESR and C values, the authors also pre-
sent an algorithm that determines the capacitor time-to-failure, tfailure, and, for this
purpose, they use the computed values of ESR and C. Thus, the tfailure is calculated
from the lowest value between the time-to-failure obtained from ESR (tfailureESR), or
from C (tfailureC) [96]:
tfailure ¼ minðtfailureESR ; tfailureC Þ
ESR
log
ESR0 þ A1
tfailureESR ¼ t0ESR tESR ; tESR ¼ ;
B1
0
EA ESR T TA
t0ESR ¼ tA ESR exp 0 (5.84)
k ðT þ 273Þ ðTA þ 273Þ
C E C0
tfailureC ¼ t0C tC ; tC ¼ ;
F
0
EAC T TA
t0C ¼ tAC exp 0
k ðT þ 273Þ ðTA þ 273Þ
where:
● TA and T 0 represent the ambient and the ageing temperature, respectively.
● tAESR and tAC represent the ageing time for the ESR and C limit at TA with ESR
and C as ageing indicators, respectively.
● t0 ESR and t0 C represent the lifetime limit at T 0 with ESR and C as ageing indi-
cators, respectively.
● k, EAESR and EAC represent the Boltzmann constant and the activation energy
of ESR and C as ageing indicators, respectively.
● A1, B1, E and F values are obtained experimentally and depend on the
capacitor.
● ESR0 and C0 represent the values of ESR and C of a sound capacitor,
respectively.
In this case, one of the greatest advantages of the ONDT can also be seen as a
disadvantage, since many power electronics applications do not have the sensors
and/or the computational power of the prototype used in [96].
In [97], the authors presented an ONDT capable of assessing both Al-Caps and
MPPF-Caps health status used in railway high-power applications; therefore, the
proposed technique is based on the double estimations of C and ESR.
In order to evaluate the effectiveness and accuracy of the proposed technique, a
simple boost converter was used, because the technique is intended for the capa-
citors present in the DC-link after a boost stage. The authors claim that the pro-
posed technique can be extended to other topologies.
Capacitors 259
iboost
C Full-bridge
PV inverter Filter
array G0 iDC-link GRID
(PV inverter)
ESR
On the other hand, it can be used in any application that contains a boost converter,
namely, in rail traction drive applications. However, in such applications, it is
necessary to introduce some more current sensors as shown in [97]. Additionally,
the authors pointed out that this technique can be used in train workshops to make
off-line measurements of demounted capacitors of trains under maintenance.
In [98], a non-invasive on-line method for fault detection of Al-Caps, in the
DC-link of grid-connected PV inverters, was presented. This method allows the
estimation of both C and ESR using the DC-link voltage measurement and an
indirect measurement of the DC-link current. The DC-link current can be measured
through a current sensor; however, this solution has the drawbacks already mentioned.
According to Figure 5.28, the DC-link current can be obtained indirectly through the
following expression:
io
iL
C
Q iC DC–DC RLoad
vin EMI converter
ESR
RS
vRS
vB
Control IC
It is clear that the DC-link current and voltage ripples affect significantly the
ESR and C values. For this reason, the authors have used the RLMS algorithm to
optimize the ESR and C estimation. The temperature effect was also considered by
implementing, with look-up tables, the relationship between the temperature and
the estimated ESR and C values. The proposed technique can be implemented in the
photovoltaic inverter central microcontroller, which allows the C and ESR values to
be normalized according to the actual operating temperature.
In [99], another technique was successfully used for on-line estimation of ESR
and C applied in a boost PFC converter (Figure 5.29). The major advantage of this
ONDT is that it does not require a current sensor, but instead it uses two values
of capacitor voltage, in particular moments within a line cycle, to compute the
Al-Caps ESR and C.
According to [99], ESR and C can be calculated using the following
expressions:
VB ½VB vB ð0Þ VB
ESR ¼ ¼ ~v B ð0Þ (5.92)
P0 P0
P0 P0
C¼ h pi ¼ p (5.93)
2 w VB V B v B 2 w VB ~v B
4 4
p
where ~v B ð0Þ and ~v B 4 are, respectively, the capacitor voltage ripple at 0 and p4 in a
half-cycle; VB is the average capacitor voltage and P0 is the output power, which is
equal to the average value of the input power. This last assumption is true if the
PFC’s efficiency is supposedly 1.
This technique uses two capacitor voltage values in two particular instants
within a half-line cycle. Therefore, its implementation requires an external trigger
circuit isolated from the main power circuit. The trigger signals are generated at 0
and p4 using the AC input voltage. Hence, the overall system is made by a PFC
converter, a DC–DC converter, a trigger circuit, a current-isolated amplifier, a
voltage-isolated amplifier, an MCU (microcontroller unit) and an LCD.
262 Diagnosis and fault tolerance
Similar on-line technique was also applied for a buck converter operating in
CCM at different conditions [100]. For this application, the authors have proposed
two expressions to calculate C and ESR:
2 ð2 D 1Þ D Ts
2 L fs ~v o ð0Þ þ ~v o
ð2 DÞ 2
ESR ¼ (5.94)
V0 ðD 1Þ
V0 ð2 DÞ ðD 1Þ
C¼ (5.95)
D Ts
24 L fs ~v o
2
2
where L, fs , Ts and D represent, respectively, the inductance, the switching fre-
quency, the switching period and the duty cycle; V0 is the average output voltage
and ~v O is output voltage ripple.
According to (5.94) and (5.95), ESR and C calculation requires trigger signals
at 0 s and DT2 s, which allow the measure of the output voltage at these specific
s
instants. Therefore, the use of capacitor current is not necessary. The trigger circuit
uses the pulse-width-modulation signal from the control circuit (SG3525). This on-
line technique is well suitable for DC–DC converters working in CCM, but this
mode cannot be guaranteed in all operating conditions.
In [101], the short-time least square Prony’s (STLSP) method has been pro-
posed for estimating the ESR and C values of Al-Caps, used in DC–DC boost
converters connected to unregulated AC–DC power supplies (Figure 5.30).
It is known that the changes on the electrolytic capacitor parameters strongly
affect the ratio between the capacitor voltage ripple and their current ripple. This
ratio is dominated by C at low frequencies and by the ESR in the high frequency
range. Indeed, C and ESR can be expressed by the following ratios:
If m
C¼ (5.96)
2 p f m Vf m
io
iL
C
iC RLoad
vin S
ESR
vC
ESR, C STLSP algorithm iC
Vf sw
ESR ¼ (5.97)
If sw
where Vfm and Ifm are the amplitudes of double-mains supply frequency harmonic
(fm ¼ 100 Hz), for the capacitor current and voltage ripples; Vfsw and Ifsw are the
amplitudes of switching frequency harmonic, for the capacitor current and voltage
ripples, respectively.
The magnitudes of the double-grid frequency component and the switching
frequency component, which always exist in the capacitor voltage and current
ripples, can be instantaneously tracked. Therefore, the target ratio can be also
instantaneously computed, which allows the on-line estimation of the C and ESR
values. This operation has been successfully performed, in [101], using the STLSP.
The original Prony’s method is a signal-processing technique for the extraction
of sinusoidal or exponential signals by solving a set of linear equations. Assuming
the signal xðtÞ and its N complex samples, the Prony’s method approximates the
sampling data with linear combination of P complex exponential functions [102]:
X
P
x½n ¼ ^x ½n þ e½n ¼ hk zkn1 þ e½n (5.98)
k¼1
ðak þj2pfk ÞTS
with hk ¼ Ak e jjk , zk ¼ e and TS is the sampling time.
The model parameters AK, fk, jk and ak represent, respectively, the unknown
amplitude, frequency, phase angle and damping factor of the kth component; and
e represents the approximation error between the original data samples, x½n , and
the linear approximation, ~x ½n . This error is assumed to be white and with a
Gaussian distribution.
Equation (5.98) represents a difficult non-linear problem which can be solved
by using the Prony’s method. In fact, Prony’s method turns the parameters esti-
mation non-linear problem, into a solution of a linear system and roots calculation
of the polynomial. Therefore, the Prony’s method constructs a homogenous linear
differential equation with constant coefficients (with a0 ¼ 1):
X
P
ak x½n k ¼ e½n (5.99)
k¼0
The available N data samples are used to rewrite (5.99) in a matrix form:
2 32 3 2 3
x ½P x ½1 a1 xðP þ 1Þ
6 .. .. .. 76 . 7 6 .. 7
6 76 . 7 ¼ 6 7 (5.100)
4 . . . 54 . 5 4 . 5
x ½N 1 x ½N P aP x ðN Þ
The vector of the unknown parameters ak is selected to minimize the linear
prediction total squared error. The minimization can be solved by using the least
squares method. Then, a characteristic polynomial with roots zK can be formed
using the linear prediction parameters as follows:
X
P
F ðzÞ ¼ ak zPk (5.101)
k¼0
264 Diagnosis and fault tolerance
As a result, the damping factor and the frequency can be deduced directly from
the roots zK of (101):
lnjzk j 1 Imðzk Þ
ak ¼ and fk ¼ tan1
Ts 2pTs Reðzk Þ
Finally, the roots zK are used to write the P equations of (5.98) in a matrix
form as:
2 3
1 1 2 3 2 3
6 7 h1 x ð1 Þ
6 z1 zP 7 6 . 7 6 . 7
6 7
Z H ¼ C; with Z ¼ 6 . . 7; H ¼ 6
4 .. 7
5 ; C¼64 .. 5
7
6 .. .. 7
4 5
hP x ðN Þ
z1N 1 zPN 1
(5.102)
The estimation of the complex parameters hK is switched also to a linear least-
squares procedure, and consequently, the exponential amplitudes, AK, and phase
angles, jK, can be obtained using the following relationships [102]:
Imðhk Þ
Ak ¼ jhk j and jk ¼ tan1 (5.103)
Reðhk Þ
It is worth mentioning that the complexity of the Prony’s method depends
strongly on the model order, P, and the number of treated data samples, N. In fact,
the efforts done for proper selection of P can be considerably reduced if there is a
prior knowledge of the number of searched harmonics. It was shown that P ¼ 3 is
sufficient to obtain good results, while N is chosen according to the swiftness
required and the signal quality.
Therefore, the signals of the capacitor voltage and current ripples are divided
into short overlapped time windows and each one is analysed by the proposed
method (Figure 5.31).
Overlapped
windows
The
overlapping
degree
The least square Frequency
Prony algorithm and amplitude
It is shown that the STLSP technique is well suited for such application since
it has the ability to estimate and track the amplitude and frequency of any spectral
component, even for noisy and non-stationary signals, using a small number of
data samples. This reduces considerably the calculation time and the storage
requirements.
The scheme of the proposed parameter estimation algorithm is presented in
Figure 5.32. The capacitor’s voltage and current are first pre-processed, and then
they are analysed through the application of the STLSP method which permits the
estimation and tracking of the magnitudes of both fundamental and switching
harmonic components. The capacitor parameters can then be easily deduced by
using (5.96) and (5.97).
This technique was experimentally validated and the need for a current sensor
in the capacitor represents a major drawback that could be overcome by indirect
measurement of capacitor current. This can be done using the converter’s input
current and the switch’s control signal. On the other hand, the capacitor core
temperature should also be considered in this technique.
Pass-band filter
Low-pass Down Removing the
I around switching
filter sampling constant offset
frequency
I*
Data preprocessing
V*
Pass-band filter
Low-pass Down Removing the
V around switching
filter sampling constant offset
frequency
Data preprocessing
L2F
C2F
Figure 5.33 Equivalent DC-link circuit during fast discharge stage [46]
This technique estimates not only the DC-link capacitor capacitance, CDC, but
also the values of L2F, C2F and Rrh. For this purpose, it uses two differential
equations that model the previous circuit together with an LMS algorithm.
dvDC d 2 i2F
C2F L2F C2F 2 ¼ i2F (5.104)
dt dt
dvDC 1
CDC þ vDC ¼ i2F (5.105)
dt Rrh
The first and second derivatives of the state variables (i2F, vDC) are computed
using a continuous-time model, by means of polynomial interpolation and LMS
algorithm, which reduces the sampling period in comparison with the classic for-
mulas. Therefore, the previous ONDT can be implemented in a simple DSP.
Nevertheless, since the power drive has not a current sensor in the 2F filter, but
rather in series with the rheostat, the authors proposed an alternative methodology
that will be presented in the following paragraphs [46]. This new methodology
is similar to the previous one; however, it uses the current in the rheostat, irh,
instead of i2F.
In a first moment, the value of Rrh is computed using the LMS algorithm.
Despite its relationship being linear, the LMS algorithm was used to attenuate the
noise effect. Therefore, the use of digital filters is avoided.
The DC-link voltage during fast discharge stage consists of an exponential
component, due to the two capacitors (CDC and C2F) and an AC contribution due to
the L2F. The second contribution of vDC can be filtered using an LMS algorithm.
Therefore, the value of C (C ¼ CDC þ C2F) is estimated through the application of
the LMS algorithm to the equation:
dvDC
Rrh C ¼ vDC (5.106)
dt
268 Diagnosis and fault tolerance
vDC
LSr D
ESR
RSr 2 × LS
vSr
S2
In [109], the authors propose a QONDT that can evaluate the capacitors health
status used in the DC-link of ASD, through the estimation of both ESR and C values.
The proposed methodology uses the inverter whenever the motor is stopped (before
start-up), imposing a special configuration. The previous configuration allows the
DC-link capacitor to be discharged through two-phase windings of the motor, which
is achieved through the application of a constant-duty constant-frequency unipolar
PWM to one of the switches of the inverter (S1), while the other switch (S2) is turned
ON. In this way, the following equivalent circuit is obtained (Figure 5.34).
vSr, DSr, RSr, LSr, RS, LS and D represent the rectified source voltage, an ideal
diode, source resistance, source inductance, per-phase stator resistance, per-phase
stator inductance and the freewheel diode, respectively.
During this configuration (Figure 5.34), there are two stages: the charge stage
and the discharge stage. In the charge stage, DSr is ON and iC is positive, while in
the discharge stage DSr is OFF and iC is zero or negative depending of S1 state. In
the discharge stage, two situations may occur:
● The first one (SD1ON), S1 is ON and D is OFF, the capacitor discharges through
the motor windings;
● The second one (SD1OFF), S1 is OFF and D is ON, the motor current freewheels
through D [109].
The proposed methodology is applied during SD1ON, in which it is possible to
write the following equations:
dvC 1 1
¼ iC ¼ iS (5.110)
dt C C
vDC ¼ vC þ ESR iC ¼ vC ESR iS (5.111)
Capacitors 271
ESR and C can be derived from the following analytical relationships between
iS and vDC, which can be obtained from (5.110) and (5.111):
DvDC;avg
ESR ¼ (5.112)
IS;DC
D T IS;DC
C¼ (5.113)
DvC;avg
where D, T, IS,DC, DvDC,avg and DvC,avg represent the PWM duty cycle, switching
period, DC component of iS, average variation of vDC and average variation of vC,
during SD1ON.
In [109], the temperature effect over the capacitor is also considered and, in
order to compute it, the authors assume that the stator temperature (TS) is similar to
the capacitor one under thermal equilibrium after the system has been shut down
for a while. In turn, TS can be computed from stator resistance (RS), during dis-
charge stage:
vDC;dc 2 Vce;ON D þ Vce;ON Vak;ON ð1 DÞ
RS ¼ (5.114)
2 IS;DC
RS RS0
TS ¼ TS0 þ (5.115)
a RS0
where:
● vDC,DC and IS,DC represent the DC components of vDC and iS, respectively,
obtained over an integer multiple of electrical cycles;
● Vce,ON and Vak,ON represent the forward voltage drops across the IGBT and
diode, respectively;
● RS0 and a represent the stator resistance at reference temperature (TS0 ) and the
temperature coefficient of resistivity, respectively.
The authors claim that the main advantages of the proposed technique are the
simplicity and the accuracy. It is simple since it does not require additional hard-
ware, because the measurements of iS and vDC are performed for inverter control/
protection. It is accurate since it does not depend on the load conditions, and the
temperature effect is also considered [109]. However, it exhibits the same problem
as the prior technique [67]; it requires the converter to interrupt its normal
operation.
In [110], a QONDT based on a biogeography-based optimization (BBO)
algorithm was proposed, which is able to estimate ESR and C of Al-Caps, the
inductor inductance, and the sum of the losses in the inductor, MOSFET and PCB
trace of DC–DC buck converters. The system under analysis is composed of
a PWM-controlled DC–DC converter, a digital controller and the parameter esti-
mation system. The parameters estimation process requires the injection of a
pseudorandom binary sequence perturbation which produces voltage and current
ripples. Therefore, the proposed technique must be framed in this section, since the
normal operation of the converter is affected.
272 Diagnosis and fault tolerance
This approach is characterized by a very low sampling rate and it uses the
converter average model, where the parameter estimation is formulated as a mul-
tivariable optimization problem, solved through the BBO algorithm.
The BBO algorithm can be regarded as a new evolutionary algorithm which
can give very good results compared to other optimization algorithms such
as GA or particle swarm optimization. Compared with the conventional RLS
estimation method, the BBO has provided accurate and more stable solution
even under noisy deviation in the experiment [110]. Despite the interesting
results obtained by this approach, the high computational load remains its main
drawback.
As previously stated, Al-Caps fault diagnostic techniques that use solely C as
health indicator have recently emerged, due to the fact that under certain operating
conditions the capacitance degradation is faster than ESR [103–106].
Due to the reasons stated in the previous paragraph, and to overcome these
limitations, authors in [111] suggest the measurement of low frequency impedance
of Al-Caps which is dominated by the capacitance value. This method was applied
on a PV-based DC–DC boost converter system (Figure 5.35).
Using the input PV current and voltage, the converter operating mode is
determined (CCM or DCM). Then, a low-frequency oscillation ( fp ¼ 120 Hz) with
small amplitude was generated in the original duty cycle signal. This produces low-
frequency ripple in PV current, PV voltage and inductor current. The low-
frequency AC components of these three signals were extracted using a filter tuned
at fp. This method does not require additional current sensor because the AC
iL
L
iPV iC
C
PV DC
array system
ESR
IL
Digital controller
VPV +
Capacitor health Capacitor
monitoring module health
IPV
indicator
Figure 5.35 PV-fed boost converter with the health monitoring scheme [111]
Capacitors 273
f
component of the capacitor current, iCp ðtÞ, was computed using the AC components
f f
p
of the PV current, iPV ðtÞ, and inductor current iLp ðtÞ as follows:
f f f
iCp ðtÞ ¼ iPV
p
ðtÞ iLp ðtÞ (5.116)
Finally, the obtained capacitor voltage and current were processed to compute
their RMS values and divided to calculate the low-frequency impedance of the
electrolytic capacitor:
f
VPV;RMS
p
ZC fp ¼ fp (5.117)
IC;RMS
fp fp
where ZC fp , VPV;RMS and IC;RMS represent the Al-Cap low-frequency impedance,
the RMS value of capacitor voltage and current, respectively.
The inductor current has both high- and low-frequency components, thus the
sampling instants must be chosen carefully, in order to accurately represent the
low-frequency component. Therefore,
● for CCM, the sampling must be done at midpoint of the on duration/period of
the switch [111].
D½n
t ½n ¼ TS (5.118)
2
where n represents the number of the switching cycle (TS) and D[n] the duty
cycle in the nth switching cycle.
● for DCM, the sampling must be done at:
v 0 ½n
t ½n ¼ ðD½n Þ2 TS (5.119)
2 ðv0 ½n vPV ½n Þ
where vPV[n] and v0[n] represent the PV input voltage and the output DC
microgrid voltage in the nth switching cycle, respectively.
These computations were done in the digital controller used for the MPPT of
the PV system [111]. The error in the computation of the capacitor impedance
increases in DCM, since the instants of time in which the signals are sampled
depend on the measured values of the input and output voltage.
This approach based on the injection of low-frequency perturbation was also
proposed in [112], where a regulated AC component was injected in the q-axis
stator current of a three-phase induction machine drive system supplied via a
PWM-inverter. This causes oscillation in the DC-link voltage and current. It was
reported that the injection of the AC component in the d-axis may cause core
saturation. The magnitude and frequency of the injected signal are determined
according to the allowable torque ripple and capacitor current ripple, as well as the
274 Diagnosis and fault tolerance
DC-link voltage ripple. The capacitor current was calculated from the stator cur-
rents and switching times of the inverter. Then, the recursive least-squares algo-
rithm together with (5.110) was used to estimate the capacitance from the AC
component of the DC-link voltage and current ripple. However, this method can
give accurate results only during regenerative operation of the motor. In addition,
the injection of the AC component needs to adapt the control algorithm which
limits the widespread application of this technique.
Some QONDTs are simpler when compared to ONDTs; however, they have the
disadvantage of imposing an abnormal converter operation, either through an
imposed special working configuration, or the injection of an external signal, or both.
Although some authors pointed out that abnormal converter operation is car-
ried out in short time frames, it should be investigated the extent to which these
operation may or may not affect the functioning of a commercial product.
5.8 Summary
In this concluding section, some key ideas are presented that synthesize the
advantages and disadvantages of the fault diagnostic techniques, and some propo-
sals for the future are also discussed.
Capacitors can be found in the DC-link of several power converters. Unfor-
tunately, they are one of the most vulnerable elements of such systems, some of
which are presented in critical applications. Therefore, the development of mon-
itoring techniques that are able to evaluate the capacitor’s health status is essential
to avoid malfunctioning of the converters or even their stoppage, whose con-
sequences could entail very high costs or jeopardizing human lives.
The most commonly used capacitors in the DC-link of power electronic con-
verters are the Al-Caps and the MPPF-Caps, both of which may present two types
of failures: catastrophic and parametric failures.
● Catastrophic failures lead to the destruction of the component through a short
or an open-circuit, thus, the capacitor loses completely its function. It should
be noted that under certain conditions these failures can give rise to fire or even
explosions, which can ultimately lead to the complete destruction of the sys-
tems where they are inserted. The main purpose of the fault diagnostic tech-
niques is to prevent these faults from arise.
● In the parametric failures, the capacitor does not lose completely its function;
however, its electrical characteristics deteriorate. In Al-Caps, these failure
manifest itself by an increase of ESR and a decrease of C, while in MPPF-Caps
it expresses mainly by the decrease of C. Depending on the application, a
parametric failure is considered when the previous electrical parameters reach
a specific limit.
The above-mentioned limits are typically defined by capacitors manufacturers.
Therefore, the end-of-life limit of Al-Caps is reached when ESR doubles its
value or the capacitance reduces in 20% when compared with their initial values.
Capacitors 275
On the other hand, in MPPF-Caps, that limit is defined as a decrease of the capa-
citance from 2% to 10% when compared with its initial value (sound capacitor).
These are the end-of-life limit criteria commonly used in the design of fault diag-
nostic techniques for capacitors used in the DC-link of power converters.
Capacitors fault diagnostic technique can be subdivided in three types: off-line,
on-line and quasi-online.
● Off-line techniques require the removal of the capacitor from the converter,
so that the electrical parameters can be estimated. In this way, the circuit has
to be turned off and the capacitor removed. Therefore, this methodology
presents all the drawbacks associated with this procedure, still, they are quite
simple, quite precise and cheap and can be used in applications where there
are no on-line and quasi-online techniques available.
● On-line techniques are designed for a specific application and do not require
the converter shutdown. Therefore, the capacitor electrical parameters can be
estimated without the stoppage of the converter which is fundamental in cri-
tical applications, ensuring a greater safety and reliability. However, these
techniques may exhibit some of the following disadvantages: they are invasive,
complex, costly, and typically they are not as accurate as off-line techniques.
● In quasi-online techniques, the removal of the capacitor from the converter is
not required; however, the measurements are taken during a routine pause in
the application. Therefore, the quasi-online techniques can only be applied in
applications where such operating condition is permissible. These techniques
present some of the disadvantages of the on-line techniques, such as com-
plexity, cost, and some are quite invasive; however, they are not so dependent
on the converter operating conditions as the on-line ones, which makes them
more accurate.
● ONDTs that only estimate ESR, which are applied in circuits composed of
Al-Caps;
● ONDTs that estimate simultaneously ESR and C, which are commonly used in
circuits containing Al-Caps and/or MPPF-Caps;
● ONDTs that only compute C, which were originally intended for circuits
containing MPPF-Caps, and currently, are also used in circuits having Al-
Caps, in particular, in applications where Al-Caps are subjected to very high
stress.
Acknowledgement
This work was supported by the European Regional Development Fund (ERDF)
through the Operational Programme for Competitiveness and Internationalization
(COMPETE 2020), under Project POCI-01-0145-FEDER-029494, and by National
Funds through the FCT – Portuguese Foundation for Science and Technology,
under Projects PTDC/EEI-EEE/29494/2017 and UID/EEA/04131/2013.
References
[1] Krein, P. Elements of Power Electronics (Oxford, Oxford University Press 1998).
[2] Wand, H. and Blaabjerg, F., ‘Reliability of Capacitors for DC-Link Appli-
cations in Power Electronic Converters – An Overview’, IEEE Transactions
on Industry Applications. 2014; vol. 50(5), pp. 3569–3578.
278 Diagnosis and fault tolerance
[3] Soliman, H., Wang, H., and Blaabjerg, F., ‘A Review of the Condition
Monitoring of Capacitors in Power Electronic Converters’, IEEE Transac-
tions on Industry Applications. 2016; vol. 52(6), pp. 4976–4989.
[4] Venet, P., Surveillance D’Alimentations a Decoupage. Application a la
Maintenance Predictive, [PhD Thesis], Lyon, France, L’Universite Claude
Bernard; 1993.
[5] Lahyani, A., Venet, P., Grellet, G., and Viverge, P., ‘Failure Prediction of
Electrolytic Capacitors During Operation of a Switchmode Power Supply’,
IEEE Transactions on Power Electronics. 1998; vol. 13(6), pp. 1199–1207.
[6] Yang, S., Xiang, D., Bryant, A., Mawby, P., Ran, L., and Tavner, P.,
‘Condition Monitoring for Device Reliability in Power Electronic
Converters: A Review’, IEEE Transactions on Power Electronics. 2010;
vol. 25(11), pp. 2734–2752.
[7] Yang, S., Bryant, A., Mawby, P., Xiang, D., Ran, L., and Tavner, P., ‘An
Industry-Based Survey of Reliability in Power Electronic Converters’, IEEE
Transactions on Industry Applications. 2011; vol. 47(3), pp. 1441–1451.
[8] Hendix, T., ‘Industrial and Medical Markets Demand High Efficiency, Too!’,
Bodo’s Power Systems, Systems Design Motion and Conversion, 2007; pp. 12.
[9] Wang, H., Liserre, M., and Blaabjerg, F., ‘Toward Reliable Power Electro-
nics: Challenges, Design Tools, and Opportunities’, IEEE Industrial
Electronics Magazine, 2013; vol. 7(2), pp. 17–26.
[10] Trehan, N., ‘Impact of Failure of Uninterruptible Power Supplies on Nuclear
Power Generation Stations’, Proceedings of 35th Intersociety Energy Con-
version Engineering Conference and Exhibit; Las Vegas, USA, July 2000,
pp. 741–746.
[11] Panasonic, Aluminum Electrolytic Capacitors – Technical Guide [online].
Available from https://industrial.panasonic.com/ww/ds/library/Alumi_
TechnicalGuide [Accessed Oct 2017].
[12] Nichicon, General Descriptions of Aluminum Electrolytic Capacitors –
Technical Notes [online]. Available from http://www.nichicon.co.jp/english/
products/pdf/aluminum.pdf [Accessed June 2017].
[13] Morita, G., Capacitor Selection Guidelines for Analog Devices, Inc., LDOs
[online]. 2010. Available from http://www.analog.com/media/en/technical-
documentation/application-notes/AN-1099.pdf [Accessed June 2017].
[14] Barta, M., Pala, S., and Cygan S., Capacitor for High Temperature Appli-
cations [online]. Available from https://www.avx.com/resources/technical-
info-papers/tantalum-niobium-capacitors/ [Accessed June 2017].
[15] CalRamic Technologies LLC, Capacitor Basics II – Capacitor Types –
Application Note [online]. Available from http://www.calramic.com/Design/
Assets/PDF_files/AN109-2.pdf [Accessed June 2017].
[16] Vishay Intertechnology, vPolyTanTM Solid Tantalum Surface-Mount Chip
Capacitors, Molded Case, High-Performance Polymer Type [online]. Avail-
able from https://www.vishay.com/docs/40174/t55.pdf [Accessed June 2017].
Capacitors 279
[46] Buatti, G., Ramos, J., Amaral, A., Dworakoski, P., and Cardoso, A., ‘Con-
dition Monitoring of Metallized Polypropylene Film Capacitors in Railway
Power Trains’, IEEE Transactions on Instrumentation and Measurement.
2009; vol. 58(10), pp. 3796–3805.
[47] Kyocera AVX, Medium Power Film Capacitors for Power Applications
[online]. Available from http://catalogs.avx.com/MediumPowerFilm.pdf
[Accessed June 2017].
[48] Albertsen, A., DC-Link Capacitor Technology Comparison – Aluminum
Electrolytic vs. Film Capacitors [online]. Available from http://jianghai-
europe.com/wp-content/uploads/6-Jianghai-Europe-DC-Link-Capacitor-
Technology-Comparison-Alu-E-Cap-vs.-Film-Capacitor-AAL-2015-02-10-EN.
pdf [Accessed June 2017].
[49] COMPOTEC Electronics GmbH, Film Capacitors [online]. Available
from http://www.compotec-electronics.com/wordpress/wp-content/uploads/
COMPOTEC-Film-Capacitors-Robustness-and-Fail-Safe.pdf [Accessed June
2017].
[50] Rubycon, Probable Causes of Failure and Failure Mode of Film Capacitors
[online]. Available from http://www.rubycon.co.jp/en/products/film/technote_
pdf/filmcapacitor3.pdf [Accessed June 2017].
[51] Bond, J. A New Mitigation Strategy for Failures in Metallized Polypropylene
Capacitors [online]. Available from http://www.ecicaps.com/wp-content/
uploads/New_Mitigation_Strategy_for_Failures.pdf [Accessed June 2017].
[52] Agarwal, N., Ahmad, M., and Anand, S., ‘Quasi-Online Technique for
Health Monitoring of Capacitor in Single Phase Solar Inverter’, IEEE
Transactions on Power Electronics. 2018; vol. 33(6), pp. 5283–5291.
[53] Amaral, A., Técnicas de Medida para a Caracterizaçáo do Circuito Equiv-
alente de Condensadores Electrolı́ticos de Alumı́nio, [PhD Thesis], Coimbra,
Portugal, Universidade de Coimbra; 2010.
[54] Amaral, A. and Cardoso, A., ‘An ESR Meter for High Frequencies’, Pro-
ceedings of IEEE International Conference on Power Electronics and
Drives Systems; Kuala Lumpur, Malaysia, November/December 2005,
pp. 1628–1633.
[55] Amaral, A. and Cardoso, A., ‘An Experimental Technique for Estimating the
Aluminum Electrolytic Capacitor Equivalent Circuit, at High Frequencies’,
Proceedings of IEEE International Conference on Industrial Technology;
Hong-Kong, China, December 2005, pp. 86–91.
[56] Amaral, A. and Cardoso, A., ‘An Experimental Technique for Estimating the
ESR and Reactance Intrinsic Value of Aluminium Electrolytic Capacitors’,
Proceedings of the IEEE Instrumentation and Measurement Technology
Conference; Sorrento, Italy, April 2006, pp. 1820–1825.
[57] Amaral, A. and Cardoso, A., ‘Using Newton–Raphson Method to Estimate
the Condition of Aluminum Electrolytic Capacitors’, Proceedings in IEEE
International Symposium on Industrial Electronics; Vigo, Spain, June 2007,
pp. 827–832.
282 Diagnosis and fault tolerance
[58] Amaral, A. and Cardoso, A., ‘An Automatic Technique to Obtain the
Equivalent Circuit of Aluminum Electrolytic Capacitors’, Proceedings of
34th Annual Conference of IEEE Industrial Electronics Society; Orlando,
USA, November 2008, pp. 539–544.
[59] Amaral, A. and Cardoso, A., ‘An Economic Off-line Technique for Esti-
mating the Equivalent Circuit of Aluminum Electrolytic Capacitors’, IEEE
Transactions on Instrumentation and Measurement. 2008; vol. 57(12),
pp. 2697–2710.
[60] Amaral, A., Buatti, G., Ribeiro, H., and Cardoso, A., ‘Using DFT to Obtain
the Equivalent Circuit of Aluminum Electrolytic Capacitors’, Proceedings of
7th International Conference on Power Electronics and Drive Systems;
Bangkok, Thailand, November 2007, pp. 434–438.
[61] Amaral, A. and Cardoso, A., ‘Using a Simple Charge-Discharge Circuit to
Estimate Capacitors Equivalent Circuit at Their Operating Conditions’,
Proceedings of IEEE 2009 Instrumentation and Measurement Technology
Conference; Singapore, Singapore, May 2009, pp. 737–742.
[62] Amaral, A. and Cardoso, A., ‘Simple Experimental Techniques to Characterize
Capacitors in a Wide Range of Frequencies and Temperatures’, IEEE Trans-
actions on Instrumentation and Measurement. 2010; vol. 59(5), pp. 1258–1267.
[63] Greason, W. and Critchley, J., ‘Shelf-Life Evaluation of Aluminum Elec-
trolytic Capacitors’, IEEE Transactions on Components, Hybrids, and
Manufacturing Technology. 1986; vol. CHMT-9(3), pp. 293–299.
[64] Amaral, A. and Cardoso, A., ‘Estimating Aluminum Electrolytic Capacitors
Condition Using a Low Frequency Transformer Together with a DC Power
Supply’, Proceedings of 2010 IEEE International Symposium on Industrial
Electronics, Bari, Italy, 4–7 July.
[65] Amaral, A. and Cardoso, A., ‘Condition Monitoring of Electrolytic Capaci-
tors’, International Journal of System Assurance Engineering and Manage-
ment. 2010; vol. 2(4), pp. 325–332.
[66] Amaral A. and Cardoso, A., ‘Using a Very Simple Capacimeter to Evaluate
Aluminum Electrolytic Capacitors Health Status’, International Journal on
Engineering Applications. 2013; vol. 1(4), pp. 234–240.
[67] Amaral, A. and Cardoso, A., ‘A Simple Offline Technique for Evaluating the
Condition of Aluminum-Electrolytic-Capacitors’, IEEE Transactions on
Industrial Electronics. 2009; vol. 56(8), pp. 3230–3237.
[68] Harada, K. and Katsuki, A., ‘Deterioration Diagnosis of Electrolytic Capa-
citor in a Buck-Boost Converter’, Proceedings of 19th IEEE Power Elec-
tronics Specialist Conference; Kyoto, Japan, April 1988, pp. 1101–1104.
[69] Amaral, A. and Cardoso, A., ‘Use of ESR to Predict Failure of Output
Filtering Capacitors in Boost Converters’, Proceedings of the IEEE Indus-
trial Electronics Symposium; Ajaccio, France, May 2004, pp. 1309–1314.
[70] Amaral, A. and Cardoso, A., ‘Using Output Voltage and Current to Predict
Failures in Switch Mode Power Supplies Operating in Discontinuous Mode’,
Proceedings of 25th International Conference for Power Electronics,
Capacitors 283
[82] Amaral, A. and Cardoso, A., ‘On-line Fault Detection of Aluminum Elec-
trolytic Capacitors, in Step-Down DC–DC Converters, Using Input Current
and Output Voltage Ripple’, IET Transaction on Power Electronics. 2012;
vol. 5(3), pp. 315–322.
[83] Chen, Y., Wu, H., Chou, M., and Lee, K., ‘Online Failure Prediction of the
Electrolytic Capacitor for LC Filter of Switching-Mode Power Converter’,
IEEE Transactions on Industrial Electronics. 2008; vol. 53(1), pp. 400–406.
[84] Aeloı́za, E., Kim, J., Ruminot, P., and Enjeti, P., ‘A Real Time Method
to Estimate Electrolytic Capacitor Condition in PWM Adjustable Speed Drives
and Uninterruptible Power Supplies’, Proceedings of IEEE 36th Power Elec-
tronics Specialist Conference; Recife, Brazil, June 2005, pp. 2867–2872.
[85] Vogelsberger, M., Wiesinger, T., and Ertl, H., ‘Life-cycle Monitoring and
Voltage Managing Unit for DC-Link Electrolytic Capacitors in PWM
Converters’, IEEE Transactions on Power Electronics. 2011; vol. 26(2),
pp. 493–503.
[86] Braham, A., Lahyani, A., Venet, P., and Rejeb, N., ‘Recent Developments in
Fault Detection and Power Loss Estimation of Electrolytic Capacitors’,
IEEE Transactions on Power Electronics. 2010, vol. 25(1), pp. 33–43.
[87] Ahmad, W., Agarwal, N., and Anand, S., ‘Online Monitoring Technique for
Aluminum Electrolytic Capacitor in Solar PV Based DC System’, IEEE
Transactions on Industrial Electronics. 2016; vol. 63(11), pp. 7059–7066.
[88] Wang, G., Guan, Y., Zhang, J., Wu, L., and Zheng, X., ‘ESR Estimation
Method for DC–DC Converters Based on Improved EMD Algorithm’,
Proceedings of 2012 IEEE Conference on Prognostic and System Health
Management; Beijing, China, May 2012, pp. 1–6.
[89] Farjah, E., Givi, H., and Ghanbari, T., ‘Application of an Efficient Rogowski
Coil Sensor for Switch Fault Diagnosis and Capacitor ESR Monitoring in
Non-Isolated Single Switch DC–DC Converters’, IEEE Transactions on
Power Electronics. 2017; vol. 32(2), pp. 1442–1456.
[90] Ma, H., Mao, X., Zhang, N., and Xu, D., ‘Parameter Identification of Power
Electronic Circuits based on Hybrid Model’, Proceedings of IEEE 36th
Power Electronics Specialist Conference; Recife, Brazil, June 2005,
pp. 2855–2860.
[91] Buatti, G., Amaral, A., and Cardoso, A., ‘ESR Estimation Method for DC/
DC Converters Through Simplified Regression Models’, Proceedings of the
42nd IEEE Industry Applications Annual Meeting; New Orleans, USA,
September 2007, pp. 2289–2294.
[92] Buatti, G., Amaral, A., and Cardoso, A., ‘Parameter Estimation of DC/DC
Buck Converter Using a Continuous Time Model’, Proceedings of the 2007
European Conference on Power Electronics and Applications; Aalborg,
Denmark, September 2007.
[93] Buatti, G., Amaral, A., and Cardoso, A., ‘An Online Technique for Esti-
mating the Parameters of Passive Components in Non-Isolated DC/DC
Converters’, Proceedings of the 2007 IEEE International Symposium on
Industrial Electronics; Vigo, Spain, 4–7 June 2007.
Capacitors 285
[94] Buatti, G., Amaral, A., and Cardoso, A., ‘An Unified Method for Estimat-
ing the Parameters of Non-Isolated DC/DC Converters Using Continuous
Time Models’, Proceedings of the 29th International Telecommunications
Energy Conference; Rome, Italy, September/October 2007, pp. 334–341.
[95] Imam, A., Divan, D., Harley, R., and Habetler, T., ‘A Real-Time Condi-
tion Monitoring of the Electrolytic Capacitors for Power Electronics
Applications’, Proceedings of the 22nd Annual IEEE Applied Power
Electronics Conference; Anaheim, USA, February/March 2007,
pp. 1057–1061.
[96] Abdennadher, K., Venet, P., Rojat, G., Rétif, J., and Rosset, C., ‘A Real-
Time Predictive-Maintenance System of Aluminum Electrolytic Capacitors
Used in Uninterrupted Power Supplies’, IEEE Transactions on Industrial
Applications, 2010, vol. 46(4), pp. 1644–1652.
[97] Buatti, G., Ramos, J., Garcı́a, C., Amaral, A., and Cardoso, A., ‘An Online
and Noninvasive Technique for the Condition Monitoring of Capacitors in
Boost Converters’, IEEE Transactions on Instrumentation and Measure-
ment, 2010, vol. 59(8), pp. 2134–2143.
[98] Sepehr, A., Saradarzadeh, M., and Farhangi, S., ‘A Noninvasive On-line
Failure Prediction Technique for Aluminum Electrolytic Capacitors in
Photovoltaic Grid-connected Inverters’, 7th Power Electronics and Drive
Systems Technologies Conference; Tehran, Iran, February 2016.
[99] Yao, K., Tang, W., Bi, X., and Lyu, J., ‘An Online Monitoring Scheme of
DC-Link Capacitor’s ESR and C for Boost PFC Converter’, IEEE Trans-
actions on Power Electronics, 2016, vol. 31(8), pp. 5944–5951.
[100] Yao, K., Tang, W., Hu, W., and Lyu J., ‘A Current-Sensorless Online ESR
and C Identification Method for Output Capacitor of Buck Converter’,
IEEE Transactions on Power Electronics, 2015, vol. 30(12), pp. 6993–
7005.
[101] Laadjal, K., Sahraoui, M., Cardoso, A., and Amaral, A., ‘On-line Estima-
tion of Aluminum Electrolytic-Capacitor Parameters Using a Modified
Prony’s Method’, Proceedings of the 11th International Symposium on
Diagnostics for Electric Machines, Power Electronics and Drives; Tinos,
Greece, August/September 2017, pp. 387–393.
[102] Sahraoui, M., Cardoso, A., and Ghoggal, A., ‘The Use of a Modified
Prony’s Method to Track the Broken Rotor Bars Characteristic Frequencies
and Amplitudes, in Three-Phase Induction Motors’, IEEE Transactions on
Industrial Applications, 2015, vol. 51(3), pp. 2136–2147.
[103] Celaya, J., Kulkarni, C., Biswas, G., Saha, S., and Goebel, K., ‘A Model-
based Prognostics Methodology for Electrolytic Capacitors Based on
Electrical Overstress Accelerated Aging’, Proceedings of Annual Con-
ference of the Prognostics Health Management Society; Montreal, Canada,
September 2011, pp. 1–9.
[104] Kulkarni, C., Celaya, J., Biswas, G., and Goebel, K., ‘Accelerated Aging
Experiments for Capacitor Health Monitoring and Prognostics’, Proceed-
ings of IEEE AUTOTESTCON; Anaheim, USA, September 2012.
286 Diagnosis and fault tolerance
[105] Kulkarni, C., Celaya, J., Biswas, G., and Goebel, K., ‘Physics Based
Electrolytic Capacitor Degradation Models for Prognostic Studies under
Thermal Overstress’, 1st European Conference of the Prognostics and
Health Management Society; Dresden, Germany, July 2012.
[106] Celaya, J., Kulkarni, C., Saha, S., Biswas, G., and Goebel, K., ‘Accelerated
Aging in Electrolytic Capacitors for Prognostics’, Proceedings of Annual
Reliability and Maintainability Symposium; Reno, USA, January 2012,
pp. 1–6.
[107] Arya, A., Ahmad, M., Agarwal, N., and Anand, S., ‘Capacitor Impedance
Estimation Utilizing DC-Link Voltage Oscillations in Single Phase Inver-
ter’, IET Power Electronics. 2017; vol.10(9), pp. 1046–1053.
[108] Sun, P., Gong, C., Du, X., Luo, Q., Wang, H., and Zhou, L., ‘Online
Condition Monitoring for Both IGBT Module and DC-Link Capacitor of
Power Converter Based on Short-Circuit Current Simultaneously’, IEEE
Transactions on Industrial Electronics. 2017; vol. 64(5), pp. 3662–3671.
[109] Lee, K., Kim, M., Yoon, J., Lee, S., and Yoo, J., ‘Condition Monitoring
of DC-Link Electrolytic Capacitors in Adjustable-Speed Dives’, IEEE
Transactions on Industrial Applications. 2008; vol. 44(5), pp. 1606–1613.
[110] Li, B. and Low, K., ‘Low Sampling Rate Online Parameters Monitoring
of DC–DC Converters for Predictive Maintenance Using Biogeography-
Based Optimization’, IEEE Transactions on Power Electronics. 2016;
vol. 31(4), pp. 2870–2879.
[111] Ahmad, M., Agarwal, N., Kumar, P., and Anand, S., ‘Low Frequency
Impedance Monitoring and Corresponding Failure Criteria for Aluminum
Electrolytic Capacitors’, IEEE Transactions on Industrial Electronics.
2017; vol. 64(7), pp. 5657–5666.
[112] Nguyen, T. and Lee, D. ‘Deterioration Monitoring of DC-Link Capacitors
in AC Machine Drives by Current Injection’, IEEE Transactions on Power
Electronics. 2015; vol. 30(3), pp. 1126–1130.
Chapter 6
DC–DC converters
Fernando Bento1 and Eunice Ribeiro1
1
CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Portugal
288 Diagnosis and fault tolerance
overcome these faults include the use of additional, but cost-effective hardware,
and reconfiguration of the gating signals features, when the converter has an
inherent fault-tolerant structure.
Nomenclature
AC Alternating current
CCM Continuous conduction mode
DAB Dual active bridge
DC Direct current
DCM Discontinuous conduction mode
FB Full-bridge
FFT Fast Fourier transform
FPGA Field-programmable gate array
HB Half-bridge
IGBT Insulated gate bipolar transistor
IPOS Input-parallel output-series
ISOP Input-series output-parallel
MMC Modular multilevel converter
MOSFET Metal oxide semiconductor field effect transistor
MPP Maximum power point
MPPT Maximum power point tracking
OC Open-circuit
PV Photovoltaic
PWM Pulse-width modulation
SAB Single active bridge
SC Short-circuit
SCR Silicon-controlled rectifier
SEPIC Single-ended primary inductance converter
SSR Solid-state relay
TRIAC Triode for alternating current
ZVS Zero voltage switching
Typically, OC faults are caused by gate drivers’ failures, wire lifting or soldering
break [1]. Most of the times, OC faults do not represent an immediate threat to the
power converter: the energy transfer to the load is maintained, but under degraded
conditions (more current and voltage ripple, lower power transfer, etc.). If no proper
actions are taken, OC faults in the converter switches may remain undetected for long
periods, creating an additional risk factor, in the long term, for the healthy converter
components. Therefore, the detection of such failures is fundamental, as it prevents
the extension of more severe damages inside a power converter.
On the other hand, SC faults in the converter switches are severe fault events
that must be detected and isolated within a few microseconds. Typically, SC faults
are isolated from the rest of the converter circuit resorting to hardware protection
devices, such as fuses, and usually result in a very limited or, sometimes, impos-
sible operation of the converter. Besides, SC faults require a fast response of the
control structure, in order to isolate the fault and avoid further damages in the
converter or any other equipment connected to it. Generally, software protections
do not achieve the quickness required to overcome the effects of SC faults.
Typically, the diagnostic of semiconductors faults in DC–DC converters takes
place in two stages: fault detection and fault identification. During the fault
detection stage, a fault alarm is triggered, but the faulty component remains uni-
dentified; during the fault identification stage, the fault mode and the component
that has given rise to the fault are identified. In very specific situations, the diag-
nostic of semiconductor faults might take place in a single stage (i.e. the detection
and identification actions are developed concurrently). Such practice mainly
depends on the capabilities of the adopted fault diagnostic algorithm and on the
selected fault diagnostic variables.
There is no general consensus regarding the classification of the semi-
conductors fault diagnostic algorithms developed so far. However, the classifica-
tion of the algorithms as signal-processing-based and model-based algorithms, as
represented in Figure 6.1, seems to gather the agreement of most of the scientific
community involved in this research field.
Next sections will explain, in detail, the fundamentals of some of the most
relevant fault diagnostic algorithms available in the literature.
Signal-processing-based algorithms
identify certain fault signatures resorting to an analysis of some of the signals that
are commonly used to control the converter, as, for instance, DC-bus current or
capacitors voltage.
The success of these algorithms can be justified, among other reasons, by the
relatively low computational effort required to implement these algorithms, and by
the adoption of a black-box approach, i.e. the need for the determination of the DC–
DC converter parameters is obviated, and the analysis is simplified, especially
when there is no previous knowledge about the converter model characteristics. As
it is possible to witness further ahead, the black-box approach might bring some
inconveniences for the fault diagnostic process. The effective fault diagnostic
action of some algorithms based on this approach might be compromised by false
fault alarms when the converter operation is intended to cover, for example, a wide
range of load levels, switching frequencies or conduction modes. In such cases,
false fault alarms might be triggered, leading to erroneous diagnostic results and
improper implementation of converter reconfiguration strategies.
Signal-processing-based algorithms can be, in turn, classified regarding their
analysis of the fault diagnostic variables in either the time or frequency domain
(Figure 6.2).
Sliding window
y Window n + 1
Window n
Window n − 1 M
… M M …
… a b a c b a c b c … t [s]
N=3
N=3
N=3
Figure 6.3 Illustrative example showing the elements required for determining
the statistical moments of variable y
1 X N 3
3
Vload ¼ Vload;k Vload (6.2)
N 1 k¼1
Some of the matrix elements are directly related to certain fault modes. The
evolution of those matrix elements allows to detect and identify faults in the con-
verter. For instance, a positive value of the third-order statistical moments of Vload –
element (1,1) of the cross-variance matrix – allows to identify a SC fault in the
switch of the load-side converter. Similarly, the cross variance between Vload and
Vsource – element (1,3) of the cross-variance matrix – allows to identify the occur-
rence of an OC fault in the load-side converter switch. Further than the cross
variance, this information must be also compared with the information of the two
gating signals used to control the entire converter, to clarify the presence (or not) of
certain fault modes.
The algorithm is subjected to experimental validation in [2], resorting to a 200 W
prototype of the two-stage cascaded buck converter.
This approach does not imply the addition of sensors to the DC–DC converter
circuit, covering a wide range of operating conditions. The fault diagnosis does not
require the adoption of thresholds for the decision process and, consequently, the
fault diagnostic results are feasible for all the converter operation range. On the
other hand, the long fault diagnostic time (8 times the switching period) and
the significant computation effort required for the algorithm implementation are the
main drawbacks.
DC–DC converters 293
Peak
g
detector
iin ÷
S/H
Integrator Division
iint
Sample and
hold
SC Fault
1.54
1.29
Healthy
OC Fault
0 0.95 iint
Figure 6.6 Classification of the semiconductor faults taking into account the
values of iint and g, based on the empirical thresholds defined in [3]
The information of iint is important for fault detection purposes. The fault
detection is achieved taking into account that large values of iint are related to fault
episodes. Looking at Figure 6.6, it is observed that a semiconductor fault alarm is
issued when iint surpasses 0.95.
The observation of iint, by itself, does not allow to distinguish OC faults from SC
faults. Therefore, the identification of the fault mode is achieved taking into account
also the information about ratio g. High values of ratio g are related to significant
changes in the DC-bus current waveform and, consequently, imply the occurrence of
a SC fault. On the other hand, lower values of ratio g denote a smoother variation of
the DC-bus current and, consequently, are associated to an OC fault event. Looking
at Figure 6.6, it is observed that the identification of a SC fault occurs when iint
surpasses 0.95 and the ratio g surpasses 1.54; the identification of an OC fault takes
place when iint surpasses 0.95 and the ratio g is lower than 1.29.
The identification of the faulty switch is achieved taking into account the
information about the ratio g and the values of iint. The determination of the range
of values of iint and g related to the different fault scenarios is achieved empirically
in [3], based on the results of 50 training experiments.
It should be noted that, despite the fact that the fault diagnostics algorithm
includes the ability to distinguish the fault mode (OC or SC fault), the algorithm
features do not allow to locate the faulty semiconductor(s), when the converter
under analysis contains multiple active switches.
The effectiveness of this fault diagnostic algorithm was confirmed in [3] for an
experimental prototype of a 1.1 kW full-bridge (FB) zero voltage switching (ZVS)
DC–DC converter. Nevertheless, the algorithm can be applied in other DC–DC
converters operating under ZVS condition as well.
As final remarks, the simplicity and low implementation cost appear as two
important features of this algorithm. On the other hand, the demand for empirically
DC–DC converters 295
Iin
+ Q1
Ci1
D1 Q2 iAB
+
Vin Cf c vAB
−
D2 Q3
Ci2
− Q4
defined thresholds that vary according to the converter and fault diagnostic system
designs constitutes the main disadvantage of this approach. The algorithm features
lead us to infer that there is a remote risk of activation of false fault alarms due to
transients in the diagnostic variable.
Flying capacitor voltage
In multilevel converters, maintaining the balance of the capacitors voltage is a vital
condition that should be continuously met. However, switch faults preclude such
criterion, leading to unbalances in the capacitors voltage. Based on this principle, it
is possible to obtain fault signatures through the analysis of the flying capacitor
voltage to detect switch faults [4]. The fault diagnostics algorithm based on this
principle is suitable for fault detection in three-level flying capacitor DC–DC
converters. For ease of comprehension of the fault diagnostic algorithm, let us
consider the information available in Figure 6.7, which provides a schematic
representation of the transformer primary-side bridge of a three-level flying capa-
citor DC–DC converter.
The fault diagnostics algorithm based on this principle detects the presence of
a faulty semiconductor, in either the primary-side or secondary-side bridge of the
isolation transformer, taking into account the fact that any semiconductor fault (OC
or SC fault) introduces an unbalance in the voltage of the flying capacitor. Let us
consider the converter structure depicted in Figure 6.7. Under healthy converter
operating conditions, the voltages of the two DC-bus capacitors (Ci1 and Ci2 ) are
similar and, consequently, the flying capacitor voltage is constant and equal to half
of the DC-bus voltage:
Vin
Vfc ¼ (6.6)
2
where Vfc is the flying capacitor voltage and Vin is the DC-bus voltage.
In a fault event, Vfc is not balanced anymore, and its value evolves to zero or
Vin, depending on the fault mode.
296 Diagnosis and fault tolerance
Vref_H
>
R1
Comparator
Cfc Fault
R2
Vref_L
>
Comparator
Figure 6.8 Schematic representation of the circuitry used for fault diagnostic
purposes. The algorithm action is based on the observation of the
flying capacitor Cfc voltage [4]
Vin L
Vref L ¼ (6.7)
2n
1þk
Vref H ¼ Vin H (6.8)
2n
In (6.7) and (6.8), Vin_L is the minimum input voltage, Vin_H is the maximum
input voltage, k is the voltage ripple at the input capacitor, and n is the ratio
between resistors R1 and R2 (refer to Figure 6.8), that constitute the voltage divider
used to sense Vfc.
The algorithm performance is confirmed in [4], on a 30 kW experimental
prototype of the three-level flying capacitor DC–DC converter.
The main constraint of the algorithm is related to the limited applicability,
since it can only detect semiconductor faults in three-level DC–DC converters.
Transformer voltage
In isolated DC–DC converters and, particularly, in FB DC–DC converters, it is
possible to obtain meaningful fault signatures resorting to the information of the
isolation transformer voltage [5]. This algorithm is suitable for the diagnosis of OC
faults in FB DC–DC converters. Due to the algorithm nature, this approach can
only be applied to DC–DC power converters featuring galvanic isolation.
The fault diagnostic algorithm uses the AC voltages measured at the terminals
of the transformer windings as diagnostic variables. Again, and for ease of compre-
hension of the fault diagnostic algorithm, let us consider the information available in
Figure 6.9, which provides a schematic representation of the transformer primary-
side bridge of a dual-active bridge (DAB) DC–DC converter.
DC–DC converters 297
Iin
+
Q1 Q3 IAB
+
Vin VAB
−
Q2 Q4
−
Fault
A+
> (Q1 or Q4)
VAB discretisation Comparator
fAB
VAB VAB > 0 ⇒ fAB = 1 x
VAB < 0 ⇒ fAB = 0
Mean A– Fault
values > (Q2 or Q3)
Comparator
VAB [V]
Healthy Q1 OC Fault
+Vin
t [s]
–Vin
(a)
VAB [V]
Healthy Q2 OC Fault
+Vin
t [s]
–Vin
(b)
Vref 2
vaux(t) Low-pass
> Fault
>
Vref 1 filter
Comparator
Comparator
Subsystem 1
q
Logical
Δu operators
IL
Δt
Sign
Derivative
Subsystem 2 Fault
Figure 6.13 Simplification of the fault diagnostic algorithm based on the analysis
of the inductor current slope [7]
results while detecting both OC and SC faults, over a wide range of operating
conditions (namely, higher switching frequency and wider range of duty cycle).
Subsystem 1 (refer to Figure 6.13) monitors the sign of the inductor current
derivative sgn(diL/dt).
Under healthy converter operating conditions, there are two distinctive periods
that can be distinguished. The first one occurs when a high level of gating signal
q is applied to the converter switch: the converter inductor is storing energy and,
therefore, the current iL increases, resulting in a positive value of sgn(diL/dt):
diL diL
q¼1 ) > 0 ) sgn ¼1 (6.9)
dt dt
The second period concerns the switch off-state: gating signal q is at low level
and the inductor current iL decreases linearly, as a result of its discharging process,
resulting in a negative value of sgn(diL/dt):
diL diL
q¼0 ) < 0 ) sgn ¼ 1 (6.10)
dt dt
Under OC fault conditions, sgn(diL/dt) remains either positive (in case of SC
fault) or negative (in case of OC fault), regardless of the expected switch state,
defined by gating signal q. To evaluate the presence of a switch fault, an error
signal compares sgn(diL/dt) and the expected sign of the inductor current derivative
Sq, estimated resorting to the information of the switch gating signal q sign:
(
q ¼ 1 ) Sq ¼ 1
(6.11)
q ¼ 0 ) Sq ¼ 1
DC–DC converters 301
It is considered that a fault event happens when the error diverges from zero.
To avoid false fault alarms resulting from the non-ideal behaviour of the converter,
a margin is considered, and the fault alarm is triggered only when the error signal
remains at high level for a reasonably long period, longer than N sampling periods.
The fault diagnostic effectiveness of the first subsystem (refer to Figure 6.13) is
not granted for all circumstances. The fault diagnostic might reveal unsuccessful
when the duty cycle or the switching frequency are high, or if the fault occurs close to
the moments of transition between switch states [7]. To overcome these hurdles, an
auxiliary fault diagnostic subsystem, based on a state machine, is implemented. The
state machine has two inputs (sign of the inductor current derivative sgn(diL/dt) and
gating signal q), and four states. The rising edge of gating signal q triggers the
transition between states of the machine. The principle of implementation of the state
machine is quite similar to the principle adopted for the first subsystem: the sign of
the inductor current derivative is checked, to confirm whether the measured sign of
the inductor current derivative at that moment matches with the expected sign for the
present machine state. If the expected sign of the inductor current derivative does not
match with the expected derivative sign during a certain period, the state machine
follows a sequence of states that leads to the activation of a fault alarm. The fault
alarm issued by subsystem 2 (refer to Figure 6.13) does not provide enough infor-
mation to conclude on the verified fault mode (OC or SC fault mode).
To overcome some of the pitfalls of the initial version of the algorithm, several
derivations of the initial fault diagnostic algorithm are known [8,9].
In one of those derivations [8], subsystem 1, represented in Figure 6.13, is
replaced by a state machine, also with four states. Thus, two state machines, with a
similar structure, are operated in parallel to realise the fault diagnostic action. The
principles used to develop the new state machine remain unchanged. The adapta-
tion of subsystem 1 into a state machine enables the fault identification feature,
which was not available in the preliminary version of the algorithm.
A second derivation of the initial fault diagnostic algorithm aims to provide a
meaningful reduction of the fault diagnostics time and, at the same time, improve the
diagnostic effectiveness [9]. Figure 6.14 depicts a schematic view of the algorithm.
The new feature of the algorithm is highlighted with the dark grey background.
The fault diagnostic action is also based on the comparison of the sign of the
inductor current slope sgn(diL/dt) and the state of gating signal q. The delay between
the rising edge of gating signal q and the sign of the inductor current slope sgn(diL/dt)
is compensated, resorting to an estimation of that delay. This means that the algo-
rithm compares sgn(diL/dt) and the delayed version of gating signal (qd). In practice,
this action allows to reduce the time span required to issue a more reliable fault
alarm. The algorithm limitations for very low or very high duty cycle values remain
as the most important pitfalls of this derivation of the fault diagnostics algorithm.
302 Diagnosis and fault tolerance
q z–d OC Fault
Delay Logical
operators
Δu SC Fault
IL
Δt
Sign
Derivative
No No
x2 x1
Switch fault Fault Switch fault
(a)
q
ON-cycle OFF-cycle ON-cycle
...
t [s]
x1 x2 x1 x2
(ON-check) (OFF-check) (ON-check) (OFF-check)
(b)
Figure 6.15 (a) Simplified flowchart of the state machine used for fault
diagnostics [10]; (b) gating signal q and corresponding instants
used to control the transition between states within the state machine
developed in [10]
No No
OC Fault SC Fault
(a)
q
ON-cycle OFF-cycle ON-cycle
...
t [s]
x1 x2 x1
(b) (ON-check) (OFF-check) (ON-check)
Figure 6.16 (a) Simplified flowchart of the state machine used for fault
diagnostics [11]; (b) gating signal q and corresponding instants
used to control the transition between states within the state machine
developed in [11]
states, denoted as x1 and x2, takes into account the information provided by gating
signal q. As depicted in Figure 6.16(b), each transition takes place at very well-
defined moments. Along with the two edges of the converter gating signal q, two
additional command signals are used to control the transition between machine
states: x1 and x2 (refer to Figure 6.16(b)). Transition x1 triggers the verification of
304 Diagnosis and fault tolerance
the converter switch ON-state, and occurs in the middle of the switch ON-cycle. On
the other hand, transition x2 triggers the verification of the converter switch OFF-state,
and occurs in the middle of the switch OFF-cycle. The selection of these instants for
the control of the transition between machine states allows to obtain the best com-
promise between effective diagnostic results and fast response to fault events.
The performance of these fault diagnostic algorithms [7–11] was evaluated
resorting to a laboratory test bench, comprising the prototypes of single-ended
DC–DC boost converters, delivering a few hundreds of watts to the load.
Unlike other fault diagnostic algorithms based on simple analogue circuits, the
implementation of these algorithms takes advantage from the capabilities of a field-
programmable gate array (FPGA) to control the converter and implement a fault
diagnostic algorithm, in a single platform. Another advantage arises when fault
diagnostic algorithms are implemented in a FPGA: the fault diagnostic time is
small, allowing a fast response to faults. Obviously, such approach implies a higher
implementation cost, as the hardware complexity also increases. Additionally, the
effectiveness of this algorithm is limited to single-ended converters operating at
CCM. Adoption of two distinct approaches to detect a fault, as mean to overcome
the difficulties of the primary algorithm to diagnose faults under certain circum-
stances, is also seen as a disadvantage.
An alternative and simpler approach, equally based on the inductor current
slope, can also detect OC faults in single-switch converters in an effective manner,
requiring less computational effort [12]. Figure 6.17 depicts a typical evolution
pattern of the inductor current IL in a simple single-switch boost converter, con-
sidering both healthy and faulty switch conditions. As shown in Figure 6.17, the
algorithm samples current IL at three distinctive moments during one switching
period Tsw to obtain three values of current IL: IL(k 1), IL(k), and IL(k þ 1).
The acquisition of data for fault diagnostic purposes must obey some rules.
The acquisition of the first value – IL(k 1) – may occur at any moment of the
switching pattern. As shown in Figure 6.17, the three moments used to sample
current IL must be separated from each other by half of the switching period
(0.5Tsw). Then, a logical relation is established between those three values. Under
healthy converter operation, the absolute values of IL(k 1) and IL(k þ 1) are quite
similar. On the other hand, a switch OC fault forces a descendent trend in current IL
that is transversal to all three sampled values.
The algorithm simplicity and low cost of implementation are the advantages of
the approach. On the other hand, the algorithm resiliency is somehow limited,
especially in case of load transients or any other events that may perturb the
stability of the inductor current IL. For that reason, the adoption of this algorithm
for diagnostic purposes should be carefully considered, based on the converter
application requirements.
IL [A] IL(k − 1)
IL(k)
IL (k + 1)
...
0.5Tsw 0.5Tsw
Figure 6.17 Inductor current evolution under: (a) healthy converter operation;
(b) faulty switch condition [12]
Fault detection
Low-pass filter
a fault diagnostics algorithm based on the PV panel variables – voltage, current and
power – and on the output DC-bus capacitor(s) voltage(s), provides an effective and
relevant application-oriented diagnostics tool.
Figure 6.18 depicts a simplified representation of this fault diagnostic algo-
rithm, suitable for multilevel DC–DC converters.
306 Diagnosis and fault tolerance
Iin L1 D1 Io
+ +
Q1 Co1
Vin Cin Vo
Q2 Co2
− −
D2
q Healthy OC Fault
Iin_inc Iin_inc
Iin_dec
Figure 6.20 Typical evolution of the buck converter input current under healthy
and faulty conditions [14]
Among other converter topologies, the fault diagnostic algorithm based on this
principle can be implemented on a multi-input DC–DC converter, used as the
interface system between a telecommunication system and power generation sys-
tem, comprising a PV and a wind generator [14]. Two approaches are used to detect
OC faults in the power switches of each conversion stage.
For the buck converter, connected to the wind generator, this algorithm
compares the converter input current at the rising and falling edges of the switch
gating signal. Under healthy operation of the buck converter, the input current at
the rising edge Iin_inc should be smaller than the input current at the falling edge
Iin_dec, due to the switching action of the power switch that allows the inductor to
charge:
Under faulty condition, the input current does not increase between the rising
edge and falling edge of the command signal, as a result of the loss of the converter
switching function:
Figure 6.20 depicts the evolution of the buck converter input current during the
pre-fault and post-fault periods. As highlighted in Figure 6.20, the converter input
current increases between the rising and falling edges of gating signal q, as long as
the switch action maintains intact. Right after the OC fault, the converter input
current drops to 0 A. Under such circumstances, the relation expressed in (6.14) is
not met and, consequently, an OC fault is detected.
The confirmation of the OC fault in the buck converter is complemented with
the verification of two additional conditions.
308 Diagnosis and fault tolerance
q Healthy OC Fault
Figure 6.21 Typical evolution of the converter inductor current under healthy
and faulty conditions [15,16]
dV PV =dI PV
FPV ¼ (6.16)
VPV =IPV
After an OC fault in the power switch of the Ćuk converter, the maximum
power point is lost and, consequently, FPV approaches zero.
Similar fault diagnostic approach, equally based on the analysis of the absolute
values of the converter current, can be followed in other converter topologies,
attaining feasible diagnostic results. Effectiveness of the algorithm has been con-
firmed for non-isolated bidirectional DC–DC converters [15], and non-isolated
unidirectional buck converters [16]. The detection and identification of OC faults is
also achieved by comparing the absolute values of the inductor current at the rising
and falling edges of the gating signals. Referring to Figure 6.21, the inductor cur-
rent of non-isolated bidirectional DC–DC converters and non-isolated unidirec-
tional buck converters increases between the rising and falling edges of gating
signal q, due to the switching action of the converter switch(es). After the OC fault,
the inductor charging cycle is interrupted and the current decreases linearly until it
fully extinguishes.
To obtain fault diagnostic results with higher degree of confidence, additional
conditions are tested, to ascertain that load transients or other non-linearities do not
trigger false fault alarms. For both the non-isolated bidirectional DC–DC con-
verters [15] and non-isolated unidirectional buck converters [16], an OC fault event
is confirmed by checking that the converter voltage in the high-side VHV is higher
than the converter voltage in the low-side VLV:
VHV > VLV (6.17)
DC–DC converters 309
Io [A]
(a) m1 m2 m3 m4 t [s]
(b) m1 m2 m3 m4 t [s]
Figure 6.22 Converter output current evolution pattern under: (a) healthy
converter operation; (b) faulty switch condition. Labels of the
x-axis identify the converter module responsible for each peak
of current Io [17]
The algorithm features include low computational effort and low imple-
mentation cost. On the other hand, the limited applicability of the algorithm and the
high risk of false fault alarms, due to load transients, are the negative aspects of the
algorithm.
Converter input current derivative sign
The diagnostic of semiconductor faults based on the analysis of the derivative sign
of the converter input current Iin has given proofs of effectiveness [18]. The algo-
rithm is capable of detecting OC faults of the converter switches. The algorithm
was tested on an interleaved DC–DC boost converter [18], but its effectiveness
is extensible to other converter topologies. Unlike other fault diagnostic algorithms
that use the same diagnostic variable, such as those presented in [7] and [10],
this algorithm can effectively diagnose switch faults on both DCM and CCM.
Along with the converter input current Iin, the gating signals and the duty cycle
D are the inputs of the fault diagnostic algorithm. To obtain a reliable fault diag-
nostic action, it must be ensured that the selected intervals of Iin have the same
number of ON commands. Figure 6.23 provides a clear view of this rule.
Labels of the x-axis in bold highlight the intervals which have a single ON
command. As those intervals have the same number of ON commands, they can be
selected for the comparative analysis required to identify OC faults. Further ahead,
each one of these intervals will be denoted as interval X.
Figure 6.24 depicts a simple overview on the architecture of the fault diag-
nostics algorithm based on the analysis of the input current derivative sign.
A sampling time Tc is applied to sample the sign of the Iin derivative. For each
interval X, the number of positive (Np) and negative (Nn) derivative values is deter-
mined. The sum of these two values (Np þ Nn ¼ Ns) is also computed. The informa-
tion of Np, Nn, and Ns allows to conclude, for each interval, whether the derivative of
the input current Iin is predominantly positive or negative. This information is
DC–DC converters 311
P1
P2
P3
D
1
1
Asymmetry MX
evaluation Logical 3 Fault
operators flags
1
Ns
Gating 3 X DX
signals Logical Np Counters
DX Counters
∆u operators
Nn
Iin
∆t
Sign
Derivative Interval X
derivative sign
transmitted through variable DX, as depicted in Figure 6.24. The presence of potential
asymmetries in the switching pattern is also checked, resorting to the ‘Asymmetry
Evaluation’ block, shown in Figure 6.24. This operation aims to certify that all
intervals under evaluation have the same number of samples of the Iin derivative.
Albeit seldom, these asymmetries impair the effective action of the algorithm.
After identifying the prevailing sign of the input current Iin derivative for each
interval X, the horizon of the analysis is extended to an entire switching period, and
the measured sign of the input current derivative is confronted with the expected
sign of the input current derivative, on each interval. The expected derivative sign
for each interval X is deduced taking into account the information of the duty cycle
D and one of the converter control signals.
Figure 6.25 shows a generic representation of the input current of a three-
phase interleaved DC–DC converter. Dashed lines in light grey colour underline
the intervals used for the analysis of the derivative of the converter input current.
The extension of the two switching periods, depicted in Figure 6.25, is marked off
312 Diagnosis and fault tolerance
Iin [A]
Tsw_1 Tsw_2
OC Fault
(1) (2) (3) (4) (5) (6) (1) (2) (3) (4) (5) (6)
dIin t [s]
sgn + – + – + – + – + + + –
dt
by arrows Tsw_1 and Tsw_2. The six intervals that comprise one switching period are
numbered for ease of comparison between the two switching periods. An OC fault
occurs in one of the converter switches during interval (1) of the second switching
period Tsw_2, as represented in Figure 6.25.
A careful comparison allows to verify that the OC fault introduces changes in
the derivative of the converter input current in interval (4) of switching period
Tsw_2, highlighted in Figure 6.25. Under healthy converter operation, the derivative
of the converter input current is positive during interval (4) of switching period
Tsw_1; on the other hand, the derivative of the converter input current is negative
during interval (4) of switching period Tsw_2, as a consequence of the switch fault.
The implementation of the algorithm does not imply the adoption of any
thresholds, ensuring that its effectiveness is independent of the converter load level.
Fast diagnostic action is attained. In addition, the algorithm action covers a wide
range of operating conditions and, though not mentioned in [18], a relevant range
of converter topologies. Addition of sensors solely dedicated to fault diagnostic
actions is also avoided, configuring another relevant advantage to this algorithm.
Magnetic components voltage
The fault diagnostic algorithm performs a time-domain analysis of the voltage mea-
sured in any of the magnetic components (inductors or transformers) of the DC–DC
converter. By cross-checking the information available in the voltage waveform,
denoted as vm, and the gating signal(s) applied to the converter switch(es), it is pos-
sible to identify both OC and SC faults in the converter switches [19]. To measure
voltage vm, an auxiliary winding has to be introduced next to the magnetic component
of the converter. Then, the remaining fault diagnostic structure can be easily imple-
mented resorting to simple analogue circuitry, namely, logic gates and comparators.
The algorithm features the possibility for implementation in a wide range of
DC–DC converter topologies, on either single-switch or multi-switch DC–DC
converters. In the case of power converter topologies with multiple magnetic
components, the selected magnetic component should have a direct link to the
switch(es) to be monitored.
When the fault diagnostic action aims single-switch converter topologies, the
algorithm compares the measured sign of voltage vm with the expected sign of this
DC–DC converters 313
s1
Healthy OC Fault
vm [V] t [s ]
+Vm
0
t [s ]
–Vm
sign (vm) + – + – + – – – –
waveform. To identify the expected sign of voltage vm, information of the gating
signal s1 is used, in order to determine the instants when the ON and OFF switch
conditions occur. Considering healthy converter operating conditions, the follow-
ing statements are met: during an OFF-period of the gating signal s1, voltage vm is
negative; an ON-period of gating signal s1 leads to a positive voltage vm:
(
s1 ¼ 0 ) vm < 0
(6.18)
s1 ¼ 1 ) vm > 0
Referring to Figure 6.26, it is easily stated that the voltage across the terminals
of the magnetic components of a single-switch converter remains negative right
after the occurrence of an OC fault, as the switching function was lost.
On the other hand, a SC fault leads to a positive voltage vm, independently of
the gating signal s1 state:
(
s1 ¼ 0 ) vm > 0
(6.20)
s1 ¼ 1 ) vm > 0
Looking at Figure 6.27, it can be seen that the voltage across the terminals of
the magnetic components of a single-switch converter remains positive right after
the occurrence of a SC fault, independently of the gating signal state.
In conclusion, an OC fault alarm is issued if voltage vm remains negative while
s1 ¼ 1, and a SC fault alarm is issued if voltage vm remains positive while s1 ¼ 0.
Figure 6.28 depicts a schematic representation of the fault diagnostic algorithm
used to identify switch faults in single-switch DC–DC converter topologies.
314 Diagnosis and fault tolerance
s1
Healthy SC Fault
vm [V] t [s]
+Vm
0
t [s]
–Vm
sign (vm) – + – + – + + + +
vm discretisation
vm vm > 0 ⇒ sm = 1
sm
vm < 0 ⇒ sm = 0 FOC
Logical
s1 operators FSC
Delay
s1
compensation
Figure 6.28 Simplification of the fault diagnostic algorithm, based on the analysis
of the converter magnetic components voltage, suitable for single-
switch DC–DC converter topologies [19]
In Figure 6.28, FOC and FSC denote the flags for OC and SC fault events, respec-
tively. Additional capabilities, such as delay compensation and correct fault iden-
tification, are also included. These features accommodate non-ideal behaviours,
such as delays while triggering the converter switch, or temporary changes in the
converter operation mode.
First, voltage vm is discretised, using the relations shown in Figure 6.28, to
create a binary diagnostic variable sm. This diagnostic variable is then compared to
the delayed version of gating signal s1. Two variables (FOC and FSC) show the
results of the diagnostic process: FOC is at low level to flag an OC fault, while a low
level of variable FSC confirms a SC fault.
Pertaining to dual-switch converter topologies, as it is the case of push-pull and
HB converters, the same algorithm can be also implemented, considering now
small changes. Figure 6.29 depicts a schematic view of the algorithm implemented
on a two-switch DC–DC converter.
As shown in Figure 6.29, additional fault diagnostic blocks must be used for
each switch of the converter. The principle of the fault diagnostic action remains
unchanged: voltage vm is compared with its expected value. Gating signals s1 and
s2, used to control the converter switches, are quite useful to determine the expected
voltage level (positive, negative or zero voltage).
DC–DC converters 315
vm discretisation Switch 1
vm vm > Vr ⇒ sm = 1
1
vm < Vr ⇒ sm = 0 sm1
1
Logical
Compensator FOC1
s1
operators FSC1
s1 Delay
compensation
Figure 6.29 Simplification of the fault diagnostic algorithm, based on the analysis
of the converter magnetic components voltage, suitable for dual-
switch DC–DC converter topologies [19]
For the discretisation of voltage vm, a threshold Vr, different from zero, must be
defined for the implementation of the algorithm in dual-switch converters. In [19],
the threshold is defined based on the empirical experience. Additionally, a com-
pensator, comprising a delay unit and an OR logic gate, is applied to the OC fault
flags FOC1 and FOC2 , to avoid any false fault alarms.
Simplicity, low implementation cost, modular structure, and fast diagnostic
response are the main merits of this approach. On the other hand, the addition of an
extra sensing component, which increases the overall cost of implementation and,
most of all, reduces the reliability of the converter, seems to be the main drawback.
The algorithm effectiveness restriction to DC–DC converters operating at CCM,
leaving behind any cases where converter operation at DCM is desired, also
presents an adverse impact.
An alternative fault diagnostics algorithm allows to override some of the pitfalls
manifested by the original algorithm [20]. The fault signatures are also extracted
from the magnetic components voltage waveform vm, and gating commands s1 . . . n
are also used as auxiliary variables. The modular structure of the algorithm is also
adopted. Small changes are introduced in the logical operators used for fault diag-
nostic purposes, allowing to overcome some of the pitfalls manifested by the ori-
ginal algorithm, by improving the fault diagnostic capabilities for converters
operating at DCM. Two low-pass filters and two thresholds, included in the fault
diagnostic scheme, must be dimensioned and defined to obtain a good response of
the decision-making process. The thresholds must be continuously updated due to
their dependence on the duty cycle, switching period, and delay time. The filters’
cut-off frequency, whose selection does not obey to any particular rule, seems to be
the main drawback of the algorithm.
316 Diagnosis and fault tolerance
Iin
+
Q1 Q3 ipri
+
Vin vpri
−
Q2 Q4
−
Iin sid
>
Ith s1 Logical
Comparator operators Fjk
s3
vm sm
Vth
> 4
Logical Fault
Comparator operators flags
Fjk
switches, one switch from each of the converter legs. Information about the set of
possibly faulty switches is carried by variable Fjk (refer to Figure 6.31).
To identify which one of those two switches is the one that is effectively faulty,
the algorithm checks the midpoint voltages of both converter legs, which depend on
the transformer primary voltage waveform vpri and, consequently, on the auxiliary
winding voltage vm. More particularly, this observation aims at finding the sign of
voltage vm, as the position of the faulty switch affects the sign of vm. A predefined
threshold Vth is selected empirically, and defined as:
(
vm > Vth ) sm ¼ 1
(6.23)
vm < Vth ) sm ¼ 0
Vin
Vth ¼ (6.24)
4kaux
where Vin is the DC-bus voltage and kaux is the transformer primary-auxiliary
winding turns ratio (npri/naux). Figure 6.32 shows a draft of the algorithm respon-
sible for the identification of the faulty switch within the phase-shift FB DC–DC
converter.
In most cases, a simple analysis of the voltage vm sign provides enough
information to determine the faulty switch. On the other hand, when the analysis of
voltage vm does not allow to distinguish the faulty switch among the pair of pos-
sible faulty switches, an alternative approach must be followed. For such sporadic
cases, the identification of the faulty switch takes place by forcing converter states.
The fast diagnostic action appears as the main merit of the algorithm. The main
drawbacks of the fault diagnostic algorithm include requirement of two additional
sensors (DC-bus current sensor and transformer auxiliary winding) and other
hardware to implement the algorithm, restricted applicability of the algorithm (only
318 Diagnosis and fault tolerance
vd SW OC Fault
Logical
Sign
operators
q SW SC Fault
vd
>
vth1
D OC Fault
Comparator
vd Logical
> operators
vth2
Comparator
D SC Fault
q
In this expression, vth2 ¼ vin þ vsmax , where vin denotes the converter input
voltage and vsmax defines the switch maximum on-state voltage drop.
Figure 6.34 shows a draft of the building blocks required to implement part of
the algorithm, dedicated to the diagnostic of diode faults.
Versatility and fast fault diagnostic are the main attributes of this algorithm.
The algorithm is implemented resorting to an additional voltage sensor and other
simple analogue circuitry to generate the fault flags. A general increment of the
implementation costs is expected, conferring a significant disadvantage to the
algorithm.
MMC sub-module output voltage
The diagnostic of OC faults in MMC DC–DC converters is a challenging task
which requires a careful selection of the fault diagnostic variables. In this algo-
rithm, the voltage at the output of each MMC converter sub-module is used as the
fault diagnostic variable [23]. The algorithm is specifically devoted to the diag-
nostic of OC faults in the switches of MMC DC–DC converters.
To assess the health state of the switches that compose each sub-module of an
MMC DC–DC converter, the voltage measured at the output of each sub-module
(Vout) is compared to the voltage measured at the sub-module input (Vin). Each
voltage is sensed and compared resorting to simple analogue circuitry, namely, a
voltage divider and a comparator. The implementation of the voltage dividers also
aims to ensure that the following two conditions are met:
(
Vout > Vin ; if q1 ¼ 1
(6.29)
Vout < Vin ; if q1 ¼ 0
where q1 is the gating signal related to the sub-module upper switch Q1, and q2
represents the gating signal related to the sub-module lower switch Q2 (refer to
Figure 6.35).
To attain a fault diagnostic action that covers all converter switches, each sub-
module of the MMC converter must contain the voltage dividers and comparators
previously described.
320 Diagnosis and fault tolerance
Power circuit
R1 Q1
SCap
R3 Vout
R2 Q2 F
R4 >
Vin Comparator
Fq1
Logical
q1 operators
Edge
detector Fq2
q2
Edge
detector
q1
Healthy Q1 OC Fault
q2 t [s]
0
t [s]
Vout = 0
Figure 6.36 Typical switching pattern and MMC module output voltage evolution
considering supercapacitor charging operation. A scenario where an
OC fault occurs in switch Q1 is considered [23]
The result of the comparison between voltage Vout and voltage Vin is reflected
on variable F (refer to Figure 6.35). Briefly, it is possible to conclude that variable
F remains at high level as long as the sub-module output voltage Vout is fairly
higher than zero.
If an OC fault impacts the sub-module upper switch Q1, the fault effects will be
noticed if the switch is activated while the energy storage system module dis-
charges. Under such condition, the sub-module output voltage Vout will be null, as
stated in Figure 6.36.
DC–DC converters 321
q1
Healthy Q2 OC Fault
q2 t [s]
0
t [s]
Vout = Vin
Figure 6.37 Typical switching pattern and MMC module output voltage evolution
during SC discharging operation. A scenario where an OC fault
occurs in switch Q2 is considered [23]
Low-order
harmonics
High-order
harmonics Lookup table
Accumulator
Figure 6.38 Simplification of the fault diagnostic algorithm based on the spectral
analysis of the magnetic near field of the converter magnetic
components [24]
this algorithm performs a spectral analysis of the fault diagnostic variables, a time-
domain analysis of the fault diagnostic variables is adopted in reference [19].
This algorithm uses the magnetic near field of the converter magnetic compo-
nents (inductors or transformer) as fault diagnostic variable, measuring it resorting to
a dedicated probe. The magnetic near field waveform should be captured with a high
sampling rate, to preserve the high-frequency components of the waveform. The
magnetic near field waveform can be captured resorting, for instance, to a high-speed
digital oscilloscope [24].
The fault diagnostic is based on the fact that both OC and SC faults of the
converter switching semiconductors introduce perturbations in the converter cur-
rents and voltages that will, ultimately, conduct to additional electromagnetic noise.
The algorithm comprises the extraction of the information, in the frequency
domain, of the magnetic near field, through the computation of the fast Fourier
transform (FFT) of the magnetic near field waveform. Then, the low-order frequency
components of the FFT are analysed by a previously trained neural network, while
the high-frequency components are introduced in the accumulator. The results
obtained from the neural network and accumulator are then used to conclude about
the converter components state, by comparing the results of the neural network and
accumulator with the data available in a look-up table.
Figure 6.38 contains a simplification of the building blocks required for the
implementation of the fault diagnostics algorithm.
Due to its nature, this fault diagnostic algorithm is well known for its versati-
lity. The algorithm was tested in two converter topologies: buck converter and
phase-shift FB converter. Despite this, its implementation is equally feasible in
most switching power converters. The algorithm sensitivity against variations in
the probe position seems to be the main pitfall. The probe position should be
identical during both training and fault diagnostic processes, to ensure that the
measured waveforms while carrying the fault diagnostic follow the fault signatures
that were obtained previously, for training purposes. The significant computational
effort and the large number of training sets, required to recognise all switch fault
events, constitute additional limitations of the algorithm.
DC–DC converters 323
Ref. Converter topologies Diagnostic variable Faults Switching Sampling Detection Cost
frequency time time
[2] Cascaded buck converter, most Statistical moments OC 20 kHz 20 ms 400 ms (8Tsw) Low to medium
DC–DC converters SC
[3] FB ZVS converter, other ZVS DC-bus current OC 80 kHz –a –b Low
converters SC
[4] Three-level parallel resonant Flying capacitor OC 200 kHz –a <1 ms Low
converter voltage SC
[5] DAB converter Isolation transformer OC 20 kHz –b <Tsw (Simulation) Low to medium
voltages
[6] FB converter Transformer primary OC 50 kHz –a 2 ms (100Tsw) Low
voltage
[7] Non-isolated single-switch Inductor current OC 15 kHz 1 ms <2Tsw Medium to high
converters operating at CCM derivative sign SC
[8] Non-isolated single-switch Inductor current OC –b –b <Tsw Medium to high
[9] converters operating at CCM derivative sign SC
[10] Non-isolated single-switch Inductor current OC 15 kHz 1 ms <Tsw Medium
converters operating at CCM derivative sign
[11] Non-isolated single-switch Inductor current OC 15 kHz –b <Tsw Medium to high
converters operating at CCM derivative sign SC
[12] Non-isolated single-switch Inductor current OC 40 kHz –b –b Low
converters operating at CCM evolution SC
[13] Three-level non-isolated boost Output DC-bus OC 5 kHz 50 ms –b Low
converter, other multilevel capacitors voltage
converters
Table 6.1 (Continued)
Ref. Converter topologies Diagnostic variable Faults Switching Sampling Detection Cost
frequency time time
[14] Multi-input converter Inductor current OC –b –b <2 ms (Simulation) Low
evolution
[15] Non-isolated bidirectional Inductor current OC –b –b <2 ms (Simulation) Low
converter evolution
[16] Unidirectional non-isolated Inductor current OC –b –b <0.5 ms Low
converters evolution
[17] Parallel-connected SAB Converter output OC 10 kHz –b <2Tsw Low
converter current
[18] Interleaved boost converter DC-bus current OC 1 kHz 25 ms, 50 ms <2Tsw Low
derivative sign
[19] Buck converter [19], Magnetic component OC 48 kHz [19] –a <Tsw [19] Low
[20] HB converter [20], most voltage SC 45 kHz [20] <2Tsw [20]
DC–DC converters
[21] Phase-shift FB converter DC-bus current, SC 50 kHz –a <Tsw High
transformer
primary voltage
[22] Buck, boost, buck-boost Diode voltage OC 50 kHz –a –b Low to Medium
converters, non-isolated SC
DC–DC converters
[23] MMC DC–DC converter Sub-module output OC 4 kHz –b <Tsw Medium
voltage
[24] Buck and phase-shift FB Magnetic near field OC 24 kHz (Buck) 40 ns –b High
(PSFB) converters, most SC 135 kHz
switching converters (PSFB)
a
Not applicable
b
Not specified
326 Diagnosis and fault tolerance
iin
+
+
Mpos1 vc1
−
Vin/2 Mposn
ip
− Lpos
Load
+ Lneg
in
Mneg1
Vin/2
+
Mneg vcn
n
−
−
Fault detection and, most of all, fault identification on MMC converters are
particularly challenging tasks, due to the significant number of components of the
converter. In the MMC converter under analysis, each module is composed of a
simple HB converter, as depicted in Figure 6.39.
As any other fault diagnostic algorithm based on observers, this algorithm
establishes a comparison between the estimated states and the observed states.
Information about the observed states is acquired through the measurement of the
converter variables whose evolution allows to extract meaningful fault signatures,
as, for instance, currents or voltages.
Any linear first-order system can be described by the following condition:
x0 ¼ Ax þ Bu (6.30)
To obtain the estimation of the converter state using a sliding mode observer,
the mathematical conditions that define the converter model are combined with the
observer vectors:
^x 0 ¼ A^x þ Bu þ L sgnðx ^x Þ (6.31)
where ^x is the estimated state of variable x, L denotes the sliding mode observer
gains, and sgnðx ^x Þ refers to the sign of the error between the measured and the
estimated states:
8
< 1; x ^x > 0
>
sgnðx ^x Þ ¼ 0; x ^x ¼ 0 (6.32)
>
:
1; x ^x < 0
DC–DC converters 327
ip – ip
Healthy OC Fault
ithreshold
0
t [s]
t = 100 ms
t = 1.4 ms
ip – ip
Healthy OC Fault
ithreshold
t [s]
t = 100 ms
t = 1.4 ms
Figure 6.40 Sequence of events verified along the fault diagnostic procedure,
showing the results of the assumption made after detecting a fault:
(a) switch SWi,n is effectively faulty; (b) switch Qi,n, assumed to be
faulty is, in reality, healthy
switch fault is perturbing the proper converter operation. The second stage of the
fault diagnostic process is then activated, to locate the faulty switch.
In the fault identification stage, an assumption approach is adopted, i.e. it is
assumed that a certain converter module contains the faulty switch. It is assumed
that the faulty switch is located in switch number n of module number i (Qi,n), and a
mathematical model of the converter arm is built based on that assumption.
Changes in the estimated values ^i p and ^v c1 ...n are witnessed, as the assumed con-
verter model is different from the original converter model. Then, the arm current
error and the DC-bus capacitor voltage error are compared to the corresponding
predefined thresholds:
IL L1 Q2 Iout
+ +
− −
that parameter. Along with a detailed converter model, this algorithm uses the
information of the converter input and output voltages (Vin and Vout, respectively),
and the inductor current IL, thus obviating the requirement of additional sensors.
Considering an ideal model of the synchronous boost converter, as depicted in
Figure 6.41, it is possible to derive a mathematical relation that allows to compute
the predicted inductor current ^I L , for a moment n [27]:
Fault detection
Iin(n)
Iin
x' = Ax + Bu Îin(n) e(n) |e(n)|
Vin –+ |x| Fault
y = Cx + Du >
D Abs Ithreshold alarm
Comparator
Current emulator
switch implies a reduction of the converter output voltage Vout to zero, a SC fault in
the synchronous switch leads to a significant increment in voltage Vout:
sgn IL ðnÞ ^I L ðnÞ > 0 and Vout ¼ 0 ) Q1 SC Fault (6.40)
sgn IL ðnÞ ^I L ðnÞ > 0 and Vout 0 ) Q2 SC Fault (6.41)
The same fault diagnostic algorithm can be easily implemented in other con-
verter topologies, such as the interleaved DC–DC boost converter [28]. The
mathematical model used to predict the converter input current has to be adapted
according to the converter topology. Along with the parameters of the converter
model, the fault diagnostic algorithm inputs are the converter input voltage Vin, the
converter input current Iin, and the switching duty cycle D. The fault detection is
based on the same principle: a fault alarm is issued when the absolute value of the
current error e surpasses the predefined threshold Ithreshold, as shown in Figure 6.42.
Due to the inherent characteristics of interleaved DC–DC converters, the fault
identification procedure developed for the non-isolated synchronous boost con-
verter cannot be replicated for interleaved DC–DC converters. Therefore, a new
approach is developed for the identification of faults in interleaved DC–DC con-
verters. Information of the slope of the error is cross-checked with the converter
gating signals. The slope of the current error is analysed during the OFF-state of the
switches.
This algorithm provides a solid alternative to diagnose faults in the switches of
non-isolated DC–DC converters, allowing to localise those faults in a very short
time (less than one switching period). No additional sensors are introduced in the
converter, thus increasing the overall converter reliability. The significant number
of converter model parameters required to implement the algorithm is the only
drawback of the fault diagnostic algorithm.
DC–DC converters 331
Table 6.2 Features of some of the most relevant model-based fault diagnostic
algorithms
The fault identification stage comprises the computation of the inner product
between residual g and each one of the fault signatures, available on a pre-established
library. The inner product between the two arrays allows to find out which fault
signature is closely aligned to the residual g. To this end, the magnitude of the inner
product between the residual g and the fault signatures is compared to a predefined
fault identification threshold. The magnitude of the inner product surpasses the
defined fault identification threshold when the fault signature selected from the
library matches with the fault occurring in the converter.
The fault diagnostic algorithm based on the state estimation of DC–DC con-
verters is validated experimentally resorting to a nanogrid prototype, consisting on
a common DC bus with four different switching power conversion solutions
plugged in that bus [29].
The wide applicability, high robustness and fast fault diagnosis are some of the
major virtues of this fault diagnostic algorithm.
The model estimator must be executed in real time, at a very high sampling
rate, demanding a significant computational effort. For this reason, a fast and
powerful FPGA platform must be used. This can be considered the main dis-
advantage of the algorithm.
6.1.2.4 Main features of model-based fault diagnostic algorithms
Table 6.2 provides some of the most important indicators about the fault diagnostic
algorithms, available in the literature, based on the models of the DC–DC con-
verters. The implementation of cost weighting takes into account the number of
additional components used to implement the fault diagnostic algorithm, the
algorithm complexity, and the details required to define the converter model.
Iin
+ Q1 Converter 1
Iout
+
Vin Q2 Converter 2 Vout
−
− Qn Converter n
Q2,n+1 Q1,n
Q1,n Q1,n
Q2,3 Qn−1,n
Q1,2 Qn,n+1
faulty switch(es) has utmost importance. The isolation of the faulty module(s) can
be obtained through the addition of SSRs to the original converter circuit [32],
following the scheme depicted in Figure 6.44.
When one module gets damaged due to switch OC or SC fault, the additional
SSRs are activated/deactivated in a way that allows to isolate and bypass the faulty
module. Let us take the example of a fault in Converter 1 (refer to Figure 6.44).
After detecting a fault in Converter 1, the converter control isolates the faulty
module, by deactivating SSRs Q1 and Q2, while activating SSR Q1,2 permanently,
to bypass the faulty module and ensure the proper operation of the remaining
healthy converter modules.
The implementation of this reconfiguration strategy implies a significant
number of additional components, which significantly increase the total cost of the
DC–DC converters 335
C1 C2 C3
Qn–1,2 VLV Qn,2 VLV Qn+1,2 VLV
... ...
fault-tolerant converter. In the case of a converter with three modules, nine addi-
tional SSRs are required to implement the proposed fault-tolerant architecture.
MMC converters are increasingly popular converters for applications where
high-power requirements must be met. A single faulty switch may also impair the
entire operation of a MMC. Reconfiguration techniques based on the bypass of
faulty modules are also available for bidirectional MMCs [33,34]. Figure 6.45
shows part of the structure of the fault-tolerant converter.
The converter can be built with as many modules as desired, by simply con-
necting additional modules in series with terminals VHV and Vprev, identified in
Figure 6.45. In Figure 6.45, VHV denotes the voltage in the converter high-voltage
side, VLV is the voltage in the converter low-voltage side, and Vprev is the voltage of
module n þ 2. Each one of the converter modules, shown in Figure 6.45, comprises
three active switches: two of those switches are connected in a configuration that
enables the bidirectional power flow (switches Qn,1 and Qn,2 of module n, as
depicted in Figure 6.45); a third switch, which also plays an active role on the
converter operation during healthy condition, allows to bypass that module (switch
Qn,3 of module n, as depicted in Figure 6.45). The structure of the module itself
includes all the components required to perform the bypass function. The fault-
tolerant operation of the converter implies changes in the control of the switches
related to the bypassed module. In the event of an OC fault in either Qn,1 or Qn,2,
switch Qn,3 is continuously conducting to bypass that module, while switches Qn,1
and Qn,2 are deactivated, by simply clearing the gating signals applied to them.
It should be emphasised that certain fault modes totally preclude the operation
of the entire converter, namely, an OC fault in any of the converter switches
responsible for the bypass of the faulty module, or a SC fault in any Q . . . ,1 or Q . . . ,2
switch.
Bypassing the faulty module(s) of a modular DC–DC converter topology
presents some advantages over other reconfiguration strategies. Typically, the
implementation cost is quite reasonable, due to the reduced number of additional
components required for the implementation of the fault-tolerant converter archi-
tecture. Additionally, the transition to the fault-tolerant control strategy does not
imply relevant changes in the pre-fault control scheme. On the other hand, the loss
336 Diagnosis and fault tolerance
P1 P2 P3
Gating signals 1
0
0 0.5 1
Time (ms)
P1 P2 P3
Gating signals
1
0
0 0.5 1
Time (ms)
Iin Iout
+ +
Vin 1 Vout
− −
2
FB converter FB converter
Vo ¼ nV i (6.46)
DC–DC converters 339
Iin Iout
+ +
Vin Vout
− −
FB converter FB converter
where Vo is the converter output voltage, n is the transformer turns ratio and Vi is
the converter input voltage. On the other hand, the output voltage of an isolated
DC–DC converter consisting on a HB configuration at the transformer primary side
is given by:
Vi
Vo ¼ n (6.47)
2
These relations confirm that the reconfiguration of the transformer primary-
side bridge from FB to HB leads to a reduction of the converter output voltage, to
half of its original value.
To recover the pre-fault voltage level at the converter output, the redundant
transformer winding is activated, after reconfiguring the transformer primary-side
bridge into a HB. The main results of the converter reconfiguration are the resti-
tution of the converter output voltage to pre-fault levels, the reduction in the power
transferred to the load and an additional cost of implementation.
As mentioned before, the insertion of an auxiliary transformer winding as
mean to compensate the reduction of the converter output voltage has a fairly high
implementation cost. To reduce the implementation cost of the aforementioned
reconfiguration strategy, the insertion of a simple boost converter proves to be a
feasible alternative approach to compensate the converter output voltage in the
post-fault period [36,37]. Figures 6.49 and 6.50 depict two effective fault-tolerant
converter architectures based on the insertion of an additional boost converter.
In those fault-tolerant converter architectures, the additional boost converter is
inserted into the original FB converter in a cascaded configuration, in either of the
transformer primary side (refer to Figure 6.49), or the transformer secondary side
(refer to Figure 6.50).
Non-isolated multilevel converters
In most situations, semiconductor faults in multilevel DC–DC converters determine
the total loss of power conversion functions of the converter. A fault-tolerant three-
level DC–DC boost converter is proposed to implement a MPPT algorithm for a PV
system, thus overcoming the problem of loss of conversion capabilities [13]. The
340 Diagnosis and fault tolerance
Iin Iout
+ +
Vin Vout
− −
FB converter FB converter
Iin1 L1 D1 Io
+
+
Vin1 Ci1 Q1 Co1
Iin2
−
Vout
+
Tr
Vin2 Ci2 Q2 Co2
L2 −
−
D2
Iin L1 Iout
+ +
− −
Qbk
Voltage doubler
+
C1
A Q1
A
B B Q2 C2
−
FB rectifier
Tr1 Vout
+ −
I1
+
V1 Converter 1
−
Tr2
I2
+
V2 Converter 2
−
Trn
In
+
Vn Converter n Qr
−
modules are not classified as control reconfiguration. Once again, the imple-
mentation cost metric is based on the number of additional components required to
implement the fault-tolerant strategy.
6.3 Conclusions
This chapter outlined some of the most recent and important advances achieved in
the development of fault diagnostic tools and fault-tolerant strategies aimed at DC–
DC converters. It is a research topic that has attracted much attention in the last few
DC–DC converters 345
years, and will certainly continue to attract attentions, due to the compelling need
for highly reliable and efficient power conversion solutions for the emerging topic
of DC grids.
The algorithms available in the literature provide effective fault diagnostic and
fault-tolerant solutions for the wide range of DC–DC converter topologies and their
typical end-users, allowing to establish a solid framework for the development of
reliable DC grids. Still, further developments are required to obtain cheaper and
highly reliable DC–DC power conversion solutions.
Acknowledgement
This work was supported by the European Regional Development Fund (ERDF)
through the Operational Programme for Competitiveness and Internationalization
(COMPETE 2020), under Project POCI-01-0145-FEDER-029494, and by National
Funds through the FCT – Portuguese Foundation for Science and Technology,
under Projects PTDC/EEI-EEE/29494/2017, UID/EEA/04131/2013 and SFRH/
BD/131002/2017.
References
[1] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, ‘‘An
Industry-Based Survey of Reliability in Power Electronic Converters’’, IEEE
Transactions on Industry Applications, vol. 47, no. 3, pp. 1441–1451, 2011.
[2] R. Jayabalan and B. Fahimi, ‘‘Monitoring and Fault Diagnosis of Multi-
converter Systems in Hybrid Electric Vehicles’’, IEEE Transactions on
Vehicular Technology, vol. 55, no. 5, pp. 1475–1484, 2006.
[3] S. Y. Kim, K. Nam, H. S. Song, and H. G. Kim, ‘‘Fault Diagnosis of a
ZVS DC–DC Converter Based on DC-Link Current Pulse Shapes’’,
IEEE Transactions on Industrial Electronics, vol. 55, no. 3, pp. 1491–1494,
2008.
[4] H. Sheng, F. Wang, and C. W. Tipton IV, ‘‘A Fault Detection and Protection
Scheme for Three-Level DC–DC Converters Based on Monitoring Flying
Capacitor Voltage’’, IEEE Transactions on Power Electronics, vol. 27,
no. 2, pp. 685–697, 2012.
[5] E. Ribeiro, A. J. M. Cardoso, and C. Boccaletti, ‘‘Fault Analysis of Dual
Active Bridge Converters’’, in IECON 2012 – 38th Annual Conference on
IEEE Industrial Electronics Society, Montreal, QC, 2012.
[6] X. Pei, S. Nie, Y. Chen, and Y. Kang, ‘‘Open-Circuit Fault Diagnosis and
Fault-Tolerant Strategies for Full-Bridge DC–DC Converters’’, IEEE Trans-
actions on Power Electronics, vol. 27, no. 5, pp. 2550–2565, 2012.
[7] M. Shahbazi, E. Jamshidpour, P. Poure, S. Saadate, and M. R. Zolghadri,
‘‘Open- and Short-Circuit Switch Fault Diagnosis for Nonisolated DC–DC
Converters Using Field Programmable Gate Array’’, IEEE Transactions on
Industrial Electronics, vol. 60, no. 9, pp. 4136–4146, 2013.
346 Diagnosis and fault tolerance
[21] X. Pei, S. Nie, and Y. Kang, ‘‘Switch Short-Circuit Fault Diagnosis and
Remedial Strategy for Full-Bridge DC–DC Converters’’, IEEE Transactions
on Power Electronics, vol. 30, no. 2, pp. 996–1004, 2015.
[22] H. Givi, E. Farjah, and T. Ghanbari, ‘‘Switch and Diode Fault Diagnosis
in Non-isolated DC–DC Converters Using Diode Voltage Signature’’,
IEEE Transactions on Industrial Electronics, vol. 65, no. 2, pp. 1606–1615,
2018.
[23] K. Bi, Q. An, J. Duan, L. Sun, and K. Gai, ‘‘Fast Diagnostic Method of
Open-Circuit Fault for Modular Multilevel DC–DC Converter Applied in
Energy Storage System’’, IEEE Transactions on Power Electronics, vol. 32,
no. 5, pp. 3292–3296, 2017.
[24] Y. Chen, X. Pei, S. Nie, and Y. Kang, ‘‘Monitoring and Diagnosis for the DC–
DC Converter Using the Magnetic Near Field Waveform’’, IEEE Transactions
on Industrial Electronics, vol. 58, no. 5, pp. 1634–1647, 2011.
[25] S. Shao, P. W. Wheeler, J. C. Clare, and A. J. Watson, ‘‘Fault Detection for
Modular Multilevel Converters Based on Sliding Mode Observer’’, IEEE Trans-
actions on Power Electronics, vol. 28, no. 11, pp. 4867–4872, 2013.
[26] S. Shao, A. J. Watson, J. C. Clare, and P. W. Wheeler, ‘‘Robustness Analysis
and Experimental Validation of a Fault Detection and Isolation Method for
the Modular Multilevel Converter’’, IEEE Transactions on Power Electro-
nics, vol. 31, no. 5, pp. 3794–3805, 2016.
[27] E. Pazouki, Y. Sozer, and J. A. D. Abreu-Garcia, ‘‘Fault Diagnosis and
Fault-Tolerant Control Operation of Nonisolated DC–DC Converters’’,
IEEE Transactions on Industry Applications, vol. 54, no. 1, pp. 310–320,
2018.
[28] E. Pazouki, J. A. D. Abreu-Garcia, and Y. Sozer, ‘‘Short-Circuit Fault
Diagnosis for Interleaved DC–DC Converter Using DC-link Current Emu-
lator’’, in 2017 IEEE Applied Power Electronics Conference and Exposition
(APEC), Tampa, FL, 2017.
[29] J. Poon, P. Jain, I. C. Konstantakopoulos, C. Spanos, S. K. Panda, and S. R.
Sanders, ‘‘Model-Based Fault Detection and Identification for Switching
Power Converters’’, IEEE Transactions on Power Electronics, vol. 32, no. 2,
pp. 1419–1430, 2017.
[30] V. Choudhary, E. Ledezma, R. Ayyanar, and R. M. Button, ‘‘Fault Tolerant
Circuit Topology and Control Method for Input-Series and Output-Parallel
Modular DC–DC Converters’’, IEEE Transactions on Power Electronics,
vol. 23, no. 1, pp. 402–411, 2008.
[31] Y. Hayashi, Y. Matsugaki, T. Ninomiya, and H. Ohash, ‘‘Active Gate Con-
trolled SiC Transfer Switch for Fault Tolerant Operation of ISOP Multi-
cellular DC–DC Converter’’, in 2016 IEEE International Conference on
Power Electronics, Drives and Energy Systems (PEDES), Trivandrum, 2016.
[32] M. M. Haji-Esmaeili, M. Naseri, H. Khoun-Jahan, and M. Abapour, ‘‘Fault-
Tolerant and Reliable Structure for a Cascaded Quasi-Z-Source DC–DC
Converter’’, IEEE Transactions on Power Electronics, vol. 32, no. 8,
pp. 6455–6467, 2017.
348 Diagnosis and fault tolerance
space vector modulation (SVM) 53, 142 single electric current, methods
SRM drive fault-tolerant converter 110 based on 99–102
static eccentricity 10, 182–3 fault-tolerant control 106–8
stator current vector 141 advance of phase 107
stator electrical faults 15 commutation angle of phase 107
stator faults 7 reference control parameter 108
stator inter-turn faults 15 fault-tolerant converters 109–15
induction machines 16–19 magnetization curves 81
permanent magnet machines 19–22 torque development 81
stator phase parallel branches, current switched reluctance motor 77
measurement in 183 performance analysis 81–4
stator winding 29, 183 rotor aligned position for 81
stator winding configuration 90–1 switched reluctance motor
stator winding insulation condition operation 84
monitoring 184 single pulse operation 85–6
insulation capacitance and tand voltage chopping 86
measurement 186–7 hard chopping 87
insulation resistance and soft chopping 86–7
polarization index 185–6 switch mode power supplies
partial discharge measurement 187–9 (SMPS) 201
stray magnetic fields, measurement of symmetrical multi-phase architectures
180–1 150–3
surface mounted permanent magnet symmetrical n-phase drive designs 153
(SPM) motors 12, 122 synchronous machines 121
surface permanent magnet (SPM) 141 system-level fault-tolerant drive
switched reluctance machine drives architectures 145
(SRM) 1, 77 multi-phase drive architectures
control of 88–9 148–59
fault analysis in 89 asymmetrical multi-phase
disconnected phase 90–1 architectures 154–7
disconnected phase branch 91–2 multi-three-phase architectures
inter-turn short-circuit 93–4 157–9
phase-to-phase short-circuit 93 symmetrical multi-phase
power converter faults 94–6 architectures 150–3
rotor-related faults 96 redundant drive architectures 145–8
short-circuited pole 92 multi-motor redundant
short-circuit to ground 93 configurations 146–7
fault diagnostic techniques single-motor design
applied to 97 configurations 147–8
differential current detector 98
differential flux detector 99 tantalum electrolytic capacitors
electric phase currents, methods (Ta-Caps) 199
based in all 102–3 thermal ageing 37
overcurrent detector 98 thermal stress 23, 37–8
rate-of-rise detector 98–9 threshold values 45
358 Diagnosis and fault tolerance