fluid mechanics. pdf-1
fluid mechanics. pdf-1
Is by
2
Index
Sr.no Points
1 Introduction
2 Benefits
3 Specification
4 Features
5 Circuit Diagram
6 Working Explanation
7 Application
8 Conclusion
9 References
ACKNOWLEDGEMENT
I am personally indebted to a number of people who gave me their useful insights to
aid in my overall progress for this project. A complete acknowledgement would therefore be
encyclopedic. First of all, I would like to give my deepest gratitude to my parents for permitting
me to take up this course.
My heartfelt sense of gratitude goes to our respected Principal Prof. Khopade D. K.,
for all his efforts and administration in educating us in his premiere institution. I take this
opportunity to also thank our Head of the Department, Prof.Salunkhe.A.A for her
encouragement throughout the seminar.
I would like to express my sincere thanks and gratitude to my guide Prof. MalusareK.B
for her commendable support and encouragement for the completion of Project with perfection.
I also convey my sincere thanks to Prof. Malusare K.B for his invaluable suggestions and for
his technical support rendered during the course of my project.
I would like to thank all faculty members and staff of the Department of Computer
Engineering for their generous help in various ways for the guidance of this project.
4
INTRODUCTION
The topic of the course project is to design a 4-bit adder in the standard 0.25
um CMOS Technology. The main objectives of the project is to minimize the
total delay of the adder (i.e. the worst case delay of the circuit), the area used
to implement the adder, and its average power consumption. That in mind, the
team was able to split the project into 2 phases: the research phase and the
simulation phase. In the research phase, the team had to compare different
adder architectures clearly defining the advantages and disadvantages of each
one in terms of area and delay to be able to choose what could be the most
efficient adder architecture for the design of a 4-bit adder. Another essential
task in the research phase was to decide on the gate level implementation of
the circuit, compare the different logic families’implementations for each gate,
and finally decide on the proper logic family implementation for each gate in
light of the project objectives stated beforehand. Once the research phase was
accomplished, the team had to move on to the simulation phase. In the
simulation phase, the team had to design each gate separately and optimize it
to achieve the optimum delay and powerconsumption,thensimulate a 1-bit full
adder, and finally simulate the whole 4-bit adder. The simulation phase
concludes the project by estimating the worst case delay of the 4-bit adder
design and the average power consumption of the circuit.
As the project description is to design a 4 bit adder, group members assumed they
have 8 inputs which are the 2 sets of 4 bits to be added, so in the design it is more
efficient in terms of delay, area, and power to design a half bit adder for the first
bit adder as there is no carry-in bit for the first adder. This will show great
performance improvement because the Cout bit will be result of 2 gate delays
instead of 3.
Benefits:-
• Arduino Uno
• 2x Standard Breadboard
• Jumper Wires
• 2x DIP Switches
• 2x XOR Gates
• 2x AND Gates
• 1x OR Gate
• 5x LEDs
Circuit Diagram
WORKING EXPLANATION
1
REFERENCES
1.Online Resources.
2.Different Websites.
3.DTE Books.
12