CD4066B

SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

CD4066B CMOS Quad Bilateral Switch

1 Features 3 Description
• 15V digital or ±7.5V peak-to-peak switching The CD4066B device is a quad bilateral switch
• 125Ω typical on-state resistance for intended for the transmission or multiplexing of analog
15V operation or digital signals. It is pin-for-pin compatible with
• Switch on-state resistance matched to within the CD4016B device, but exhibits a much lower on-
5Ω over 15V signal-input range state resistance. In addition, the on-state resistance is
• On-state resistance flat over full relatively constant over the full signal-input range.
peak-to-peak signal range
The CD4066B device consists of four bilateral
• High on or off output-voltage ratio:
switches, each with independent controls. Wide
80dB typical at fis = 10kHz, RL = 1kΩ
operating supply of 3V to 18V allows for use in a
• High degree of linearity: <0.5% distortion typical at
broad array of applications. The advantages over
fis = 1kHz, Vis = 5Vp-p
single-channel switches include peak input-signal
VDD – VSS ≥ 10V, RL = 10kΩ
voltage swings equal to the full supply voltage
• Extremely low off-state switch leakage, resulting in
and more constant on-state impedance over the
very low offset current and high effective off-state
input-signal range. However, for sample-and-hold
resistance: 10 pA typical at VDD – VSS = 10V, TA =
applications, the CD4016B device is recommended.
25°C
• Extremely high control input impedance Package Information
(control circuit isolated from signal circuit): PART NUMBER PACKAGE(1) PACKAGE SIZE(2)
1012Ω typical N (PDIP, 14) 19.3mm × 9.4mm
• Low crosstalk between switches: –50dB typical at D (SOIC, 14) 8.65mm × 6mm
fis = 8MHz, RL = 1kΩ CD4066B
NS (SOP, 14) 10.2mm × 7.8mm
• Matched control-input to signal-output
capacitance: reduces output signal transients PW (TSSOP, 14) 5mm × 6.4mm
• Frequency response, (1) For more information, see Section 11
switch On = 40MHz typical (2) The package size (length × width) is a nominal value and
• 100% tested for quiescent current at 20V includes pins, where applicable.
• 5V, 10V, and 15V parametric ratings
2 Applications
• Analog signal switching and multiplexing:
signal gating, modulators, squelch controls,
demodulators, choppers, commutating switches
• Digital signal switching and multiplexing
• Analog-to-digital and digital-to-analog conversions
• Digital control of frequency, impedance, phase,
and analog-signal gain
• Building automation

Bidirectional Signal Transmission Through Digital

Control Logic

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

Table of Contents
1 Features............................................................................1 7.3 Feature Description...................................................14
2 Applications..................................................................... 1 7.4 Device Functional Modes..........................................15
3 Description.......................................................................1 8 Application and Implementation.................................. 16
4 Pin Configuration and Functions...................................3 8.1 Application Information............................................. 16
5 Specifications.................................................................. 4 8.2 Typical Application.................................................... 16
5.1 Absolute Maximum Ratings........................................ 4 8.3 Power Supply Recommendations.............................17
5.2 ESD Ratings............................................................... 4 8.4 Layout....................................................................... 17
5.3 Recommended Operating Conditions.........................4 9 Device and Documentation Support............................18
5.4 Thermal Information....................................................5 9.1 Receiving Notification of Documentation Updates....18
5.5 Electrical Characteristics.............................................5 9.2 Support Resources................................................... 18
5.6 Switching Characteristics............................................8 9.3 Trademarks............................................................... 18
5.7 Typical Characteristics................................................ 9 9.4 Electrostatic Discharge Caution................................18
6 Parameter Measurement Information.......................... 10 9.5 Glossary....................................................................18
7 Detailed Description......................................................14 10 Revision History.......................................................... 18
7.1 Overview................................................................... 14 11 Mechanical, Packaging, and Orderable
7.2 Functional Block Diagram......................................... 14 Information.................................................................... 18

2 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

4 Pin Configuration and Functions

SIG A IN/OUT 1 14 VDD

SIG A OUT/IN 2 13 CONTROL A
SIG B OUT/IN 3 12 CONTROL D
SIG B IN/OUT 4 11 SIG D IN/OUT
CONTROL B 5 10 SIG D OUT/IN
CONTROL C 6 9 SIG C OUT/IN
VSS 7 8 SIG C IN/OUT

Figure 4-1. N, J, D, NS, or PW Packages 14-Pin PDIP, CDIP, SOIC, SOP, or TSSOP (Top View)

Table 4-1. Pin Functions

PIN
TYPE(1) DESCRIPTION
NAME NO.
SIG A IN/OUT 1 I/O Input/Output for Switch A
SIG A OUT/IN 2 I/O Output/Input for Switch A
SIG B OUT/IN 3 I/O Output/Input for Switch B
SIG B IN/OUT 4 I/O Input/Output for Switch B
CONTROL B 5 I Control pin for Switch B
CONTROL C 6 I Control pin for Switch C
VSS 7 — Low Voltage Power Pin
SIG C IN/OUT 8 I/O Input/Output for Switch C
SIG C OUT/IN 9 I/O Output/Input for Switch C
SIG D OUT/IN 10 I/O Output/Input for Switch D
SIG D IN/OUT 11 I/O Input/Output for Switch D
CONTROL D 12 I Control Pin for D
CONTROL A 13 I Control Pin for A
VDD 14 — Power Pin

(1) I = input, O = output

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 3

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

5 Specifications
5.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1) (2)
MIN MAX UNIT
VDD – VSS 20 V
VDD Supply voltage –0.5 20 V
VSS –20 0.5 V
ISEL or IEN Logic control input pin current (EN, Ax, SELx) –30 30 mA
VS or VD Source or drain voltage (Sx, D) VSS–0.5 VDD+0.5 V
IS or ID (CONT) Source or drain continuous current (Sx, D) –20 20 mA
TJ Junction temperature 150 °C
Tstg Storage temperature –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress
ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated
under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
(2) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

VALUE UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
±500
pins(1)
V(ESD) Electrostatic discharge V
Charged device model (CDM), per JEDEC specification JESD22-
±1500
C101, all pins(2)

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
VDD – VSS (1) Power supply voltage differential 3 18 V
VDD Positive power supply voltage 3 18 V
VS or VD Signal path input/output voltage (source or drain pin) (Sx, D) VSS VDD V
VSEL or VEN Address or enable pin voltage 0 VDD V
IS or ID (CONT) Source or drain continuous current (Sx, D) –10 10 mA
TA Ambient temperature –55 125 °C

(1) VDD and VSS can be any value as long as 3V ≤ (VDD – VSS) ≤ 24V, and the minimum VDD is met.

4 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

5.4 Thermal Information

CD406x
THERMAL METRIC(1) N (PDIP) D (SOIC) NS (SO) PW (TSSOP) UNIT
14 PINS 14 PINS 14 PINS 14 PINS
RθJA Junction-to-ambient thermal resistance 93.7 109.7 112.4 101.8 °C/W
Junction-to-case (top) thermal
RθJC(top) 72.5 69.4 70.4 44.3 °C/W
resistance
RθJB Junction-to-board thermal resistance 68.0 67.9 76.4 68.2 °C/W
Junction-to-top characterization
ΨJT 50.3 25.8 28.9 3.2 °C/W
parameter
Junction-to-board characterization
ΨJB 67.3 67.1 75.4 67.6 °C/W
parameter

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.

5.5 Electrical Characteristics

Over operating free-air temperature range, VSUPPLY = ±5V, and RL = 100 Ω, (unless otherwise noted)(1)
UNI
PARAMETER TEST CONDITIONS MIN TYP MAX
T
SIGNAL INPUTS (VIS) AND OUTPUTS (VOS)
VDD = 5V
0.4 V
Vis = 0V
VDD = 5V
4.6 V
Vis = 5V
VDD = 10V
0.5 V
Vis = 0V
VOS Switch output voltage
VDD = 10V
9.5 V
Vis = 10V
VDD = 15V
1.5 V
Vis = 0V
VDD = 15V
13.5 V
Vis = 15V
On-state resistance difference between
VDD = 5V 15
any two switches
On-state
On-state resistance resistance
difference between difference VDD = 10V 10
Δ any two switches between any two RL = 10kΩ, VC =
Ω
RON switches VDD
On-state
On-state resistance resistance
difference between difference VDD = 15V 5
any two switches between any two
switches
VDD = 5V 3.5 V
VIHC Control input, high voltage See Figure 7 VDD = 10V 7 V
VDD = 15V 11 V
VIN = VDD, CL = VDD = 5V 6
50pF, RL = 1kΩ
V = 10V 9
VC = 10V (square DD
Maximum control input repetition rate wave centered on MHz
5V), tr , tf = 20ns,
VDD = 15V 9.5
Vos = 1/2Vos at
1kHz

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 5

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

5.5 Electrical Characteristics (continued)

Over operating free-air temperature range, VSUPPLY = ±5V, and RL = 100 Ω, (unless otherwise noted)(1)
UNI
PARAMETER TEST CONDITIONS MIN TYP MAX
T
CIN Input Capacitance 5 7.5 pF
TA = –55°C 0.64
TA = –40°C 0.61
VDD = 5V
TA = 25°C 0.51 mA
Vis = 0V
TA = 85°C 0.42
TA = 125°C 0.36
TA = –55°C -0.64
TA = –40°C -0.61
VDD = 5V
TA = 25°C -0.51 mA
Vis = 5V
TA = 85°C -0.42
TA = 125°C -0.36
TA = –55°C 1.6
TA = –40°C 1.5
VDD = 10V
TA = 25°C 1.3 mA
Vis = 0V
TA = 85°C 1.1
TA = 125°C 0.9
IIS Switch input current
TA = –55°C -1.6
TA = –40°C -1.5
VDD = 10V
TA = 25°C -1.3 mA
Vis = 10V
TA = 85°C -1.1
TA = 125°C -0.9
TA = –55°C 4.2
TA = –40°C 4
VDD = 15V
TA = 25°C 3.4 mA
Vis = 0V
TA = 85°C 2.8
TA = 125°C 2.4
TA = –55°C -4.2
TA = –40°C -4
VDD = 15V
TA = 25°C -3.4 mA
Vis = 15V
TA = 85°C -2.8
TA = 125°C -2.4

6 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

5.5 Electrical Characteristics (continued)

Over operating free-air temperature range, VSUPPLY = ±5V, and RL = 100 Ω, (unless otherwise noted)(1)
UNI
PARAMETER TEST CONDITIONS MIN TYP MAX
T
TA = –55°C 5
TA = –40°C 5
Vis = 0 to 5V
TA = 25°C 4 6
VDD = 5V
TA = 85°C 7
TA = 125°C 7.5
TA = –55°C 6
TA = –40°C 6
Vis = 0 to 10V
TA = 25°C 5 7
VDD = 10V
TA = 85°C 8

Quiescent Device Current TA = 125°C 9

IDD µA
All switches OFF TA = –55°C 7
TA = –40°C 7.5
Vis = 0 to 15V
TA = 25°C 5.5 8
VDD = 15V
TA = 85°C 9
TA = 125°C 10
TA = –55°C 8.5
TA = –40°C 8.5
Vis = 0 to 20V
TA = 25°C 6.5 9
VDD = 20V
TA = 85°C 10
TA = 125°C 11
TA = –55°C 800
TA = –40°C 850
VDD = 5V TA = 25°C 470 1050
TA = 85°C 1200
TA = 125°C 1300
TA = –55°C 310
to
TA = –40°C 330
(VDD+VSS)/2 ,VC
rON ON Resistance rON Max = VDD,RL = 10kΩ VDD = 10V TA = 25°C 180 400 Ω
returned Vis = VSS
TA = 85°C 500
to VDD
TA = 125°C 500
TA = –55°C 200
TA = –40°C 210
VDD = 15V TA = 25°C 125 240
TA = 85°C 300
TA = 125°C 320

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 7

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

5.5 Electrical Characteristics (continued)

Over operating free-air temperature range, VSUPPLY = ±5V, and RL = 100 Ω, (unless otherwise noted)(1)
UNI
PARAMETER TEST CONDITIONS MIN TYP MAX
T
TA = –55°C 1
TA = –40°C 1
VDD = 5V TA = 25°C 1
TA = 85°C 1
TA = 125°C 1
TA = –55°C 1
|Iis| < 10 µA, Vis = TA = –40°C 1
VSS, VOS = VDD,
VILC Control input, low voltage (max) VDD = 10V TA = 25°C 1 V
and Vis = VDD,
VOS = VSS TA = 85°C 1
TA = 125°C 1
TA = –55°C 1
TA = –40°C 1
VDD = 15V TA = 25°C 1
TA = 85°C 1
TA = 125°C 1
TA = –55°C -0.8 0.8
Input current (max) TA = –40°C -0.8 0.8
Vis ≤ VDD, VDD –
TA = 25°C -0.7 ±0.2 0.7
VSS = 18V, VCC ≤
IIN µA
Input current VDD – VSS VDD =
Input current (max) TA = 85°C -0.6 0.6
(max) 18V
Input current
Input current (max) TA = 125°C -0.55 0.55
(max)

(1) Peak-to-Peak voltage symmetrical about (VDD – VEE) / 2.

5.6 Switching Characteristics

TA = 25°C
PARAMETER FROM TO TEST CONDITIONS VCC MIN TYP MAX UNIT
5V 20 40
VIN = VDD, tr, tf = 20ns,
tpd Signal input Signal output 10V 10 20 ns
CL = 50pF, RL = 1kΩ
15V 7 15
5V 35 70
VIN = VDD, tr, tf = 20ns,
tplh Signal input Signal output 10V 20 40 ns
CL = 50pF, RL = 1kΩ
15V 15 30
5V 35 70
VIN = VDD, tr, tf = 20ns,
tphl Signal input Signal output 10V 20 40 ns
CL = 50pF, RL = 1kΩ
15V 15 30

8 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

5.7 Typical Characteristics

1400 1400
V(DD) = 3.3V, V(Signal) = 3.3V Rise/Fall Time = 10ns
1200 V(DD) = 5.0V, V(Signal) = 3.3V 1200 Rise/Fall Time = 100ns
V(DD) = 5.0V, V(Signal) = 5.0V Rise/Fall Time = 1000ns
V(DD) = 6.0V, V(Signal) = 6.0V
1000 V(DD) = 8.0V, V(Signal) = 8.0V 1000

Settling Time (ns)

Settling Time (ns)

800 800

600 600

400 400

200 200

0 0
0 100 200 300 400 500 600 700 800 900 1000 3 4.5 6 7.5 9 10.5 12 13.5 15
Rise/Fall (ns) V(DD) = V(Signal) (V) D022

Figure 5-1. System Settling Time vs Signal Rise/ Figure 5-2. System Settling Time vs Signal Voltage
Fall Time
2800
V(DD) = 3.3V, V(Signal) = 3.3V
V(DD) = 5.0V, V(Signal) = 3.3V 3
2400
V(DD) = 5.0V, V(Signal) = 5.0V
V(DD) = 8.0V, V(Signal) = 8.0V
2000 2
Settling Time (ns)

VO − Output Voltage − V
1600
1
1200
0
800 VC = VDD VDD

CD4066B Vos
400 −1 Vis 1 of 4
Switches
RL
0
VSS
1000 2000 3000 5000 10000 20000 50000 100000 −2
Load Impedence (k) All unused terminals are
Rise/Fall Time = 10ns connected to VSS
−3
−3 −2 −1 0 1 2 3 4
Figure 5-3. System Settling Time vs Signal Voltage
VI − Input Voltage − V
92CS-30919

Figure 5-4. Typical ON Characteristics for 1 of 4

Channels
104
6 TA = 25°C
PD − Power Dissipation Per Package − µ W

2
Supply Voltage
103 (VDD) = 15 V
8
6
10 V
4

2
VDD
5V 14
5
102
8 6
6 CD4066B
12
4
13

2 7
VSS
10
2 4 6 2 4 6
10 102 103

f − Switching Frequency − kHz

Figure 5-5. Power Dissipation per Package vs Switching Frequency

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 9

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

6 Parameter Measurement Information

I is CD4066B
V is V os
1 of 4 Switches

|V is í V os |
r on =
|I is |

Copyright © 2016, Texas Instruments Incorporated

Figure 6-1. Determination of ron as a Test Condition for Control-Input High-Voltage (VIHC) Specification

Keithley
VDD 160 Digital
Multimeter

TG
10 kΩ 1-kΩ
On
Range Y
H. P.
VSS X-Y
Moseley
Plotter 7030A

92CS-22716

Figure 6-2. Channel On-State Resistance Measurement Circuit

Cios

VC = −5 V VDD = 5 V

CD4066B
1 of 4
Switches

Cis Cos
VSS = −5 V

92CS-30921
Measured on Boonton capacitance bridge, model 75a (1 MHz);
test-fixture capacitance nulled out.

Figure 6-3. Typical On Characteristics for One of Four Channels

10 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

VDD
VC = VSS
Vos
CD4066B
Vis = VDD
1 of 4
Switches I

VSS
92CS-30922
All unused terminals are connected to VSS.
Figure 6-4. Off-Switch Input or Output Leakage

VDD
VC = VDD
Vos
Vis CD4066B
1 of 4
Switches
200 kΩ
VSS 50 pF
VDD
tr = tf = 20 ns
92CS-30923
All unused terminals are connected to VSS.
Figure 6-5. Propagation Delay Time Signal Input (Vis) to Signal Output (Vos)

+10 V VC VDD

tr = tf = 20 ns Vis Vos
CD4066B
1 of 4
1 kΩ Switches 10 kΩ
VSS

92CS-30924
All unused terminals are connected to VSS.
Figure 6-6. Crosstalk-Control Input to Signal Output

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 11

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

VDD VDD
VC=VDD
t r = t f = 20 ns
Vos
VDD CD4066B
1 of 4
Switches
1 kŸ
VSS 50 pF

Copyright © 2016, Texas Instruments Incorporated

All unused pins are connected to VSS.
Delay is measured at Vos level of +10% from ground (turn-on) or on-state output level (turn-off).

Figure 6-7. Propagation Delay, tPLH, tPHL Control-Signal Output

tr tf

VC 10 V
90%
10% 50%
0V
Repetition
Rate

tr = t f = 20 ns
V OS at1kHz
Vos V
OS 2

VDD = 10 V
VC V at1kHz
V OS
OS 2
Vis = 10 V CD4066B
1 of 4
Switches
50 pF 1 kŸ
VSS

Copyright © 2016, Texas Instruments Incorporated

All unused pins are connected to VSS.

Figure 6-8. Maximum Allowable Control-Input Repetition Rate

VDD

Inputs

VDD

VSS

VSS 92CS-27555

Measure inputs sequentially to both VDD and VSS. Connect all unused inputs to either VDD or VSS. Measure control inputs only.

Figure 6-9. Input Leakage-Current Test Circuit

12 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

10 2 3 7 9 12
10 2 3 7 9 12 Clock
Clock 14 PE J1 J2 J3 J4 J5
14 PE J 1 J 2 J3 J 4 J5 External
Reset 15 CD4018B
15 CD4018B 13 Reset
1 Q1 Q2
1 Q1 Q2
5 4
1 1/4 CD4066B 2
5 4

13 12 9 8 6 5 2 1
1
3
2 7 6
1/3 CD4049B
3 2 5
4 10 CD4001B
9
CD4001B
1/3 CD4049B 6
11 10 4 3
5 4 8
10
9
6 Signal
6 5 13 12 5 11
12 Outputs
11
13 Channel 1
2 LPF
Signal 12 11 12
Inputs 10 NŸ
Channel 1 1/6 CD4049B
1 2
1
Channel 2 5 Channel 2
4 CD4066B 3 3 LPF
4
Channel 3
8 9 10 NŸ
Channel 4 4 1/4 CD4066B CD4066B
3 8
11 10
11 Channel 3
9 LPF
10 kŸ
10 NŸ

Channel 4
10 LPF
10 NŸ

Copyright © 2016, Texas Instruments Incorporated

Figure 6-10. Four-Channel PAM Multiplex System Diagram

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 13

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

7 Detailed Description
7.1 Overview
CD4066B has four independent digitally controlled analog switches with a bias voltage of VSS to allow for
different voltage levels to be used for low output. Both the p and n devices in a given switch are biased on or off
simultaneously by the control signal. As shown in Figure 7-1, the well of the n-channel device on each switch is
tied to either the input (when the switch is on) or to VSS (when the switch is off). Thus, when the control of the
device is low, the output of the switch goes to VSS and when the control is high the output of the device goes to
VDD.
7.2 Functional Block Diagram

A. All control inputs are protected by the CMOS protection network.

B. All p substrates are connected to VDD.
C. Normal operation control-line biasing: switch on (logic 1), VC = VDD; switch off (logic 0), VC = VSS.
D. Signal-level range: VSS ≤ Vis ≤ VDD.

Figure 7-1. Schematic Diagram of One-of-Four Identical Switches and Associated Control Circuitry

7.3 Feature Description

Each switch has different control pins, which allows for more options for the outputs. Bias Voltage allows the
device to output a voltage other than 0V when the device control is low. The CD4066B has a large absolute
maximum voltage for VDD of 20V.

14 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

7.4 Device Functional Modes

Table 7-1 lists the functions of this device.
Table 7-1. Function Table
INPUTS OUTPUT
SIG IN/OUT CONTROL SIG OUT/IN
H H H
L H L
X L Hi-Z

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 15

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

8 Application and Implementation

Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.

8.1 Application Information

In applications that employ separate power sources to drive VDD and the signal inputs, the VDD current capability
should exceed VDD/RL (RL = effective external load of the four CD4066B device bilateral switches). This
provision avoids any permanent current flow or clamp action on the VDD supply when power is applied or
removed from the CD4066B device.
In certain applications, the external load-resistor current can include both VDD and signal-line components. To
avoid drawing VDD current when switch current flows into pins 1, 4, 8, or 11, the voltage drop across the
bidirectional switch must not exceed 0.8V (calculated from ron values shown).
No VDD current flows through RL if the switch current flows into pins 2, 3, 9, or 10.
8.2 Typical Application
5V
Analog Inputs (±5 V)
0
−5 V
VDD = 5 V
VDD = 5 V

CD4066B
5V SWA
0 SWB
IN CD4054B
SWC

SWD
Digital
Control
Inputs
VSS = 0 V
VEE = −5 V VSS = −5 V
Analog Outputs (±5 V)

92CS-30927

Figure 8-1. Bidirectional Signal Transmission Through Digital Control Logic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive
currents in excess of maximum limits. The high drive also creates fast edges into light loads, so consider routing
and load conditions to prevent ringing.
8.2.2 Detailed Design Procedure
1. Recommended input conditions:
• For rise time and fall time specifications, see Δt/Δv in Recommended Operating Conditions .
• For specified high and low levels, see VIH and VIL in Recommended Operating Conditions .
2. Recommended output conditions:
• Load currents should not exceed ±10mA.

16 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 CD4066B
www.ti.com SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024

8.2.3 Application Curve

104
6 TA = 25°C

PD − Power Dissipation Per Package − µ W

4

2
Supply Voltage
103 (VDD) = 15 V
8
6
10 V
4

2
VDD
5V 14
5
102
8 6
6 CD4066B
12
4
13

2 7
VSS
10
2 4 6 2 4 6
10 102 103

f − Switching Frequency − kHz

Figure 8-2. Power Dissipation vs. Switching Frequency

8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in Recommended
Operating Conditions .
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, 0.1µF is recommended; if there are multiple VCC pins, then 0.01µF or 0.022µF is recommended for each
power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1µF
and a 1µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as
possible for best results.
8.4 Layout
8.4.1 Layout Guidelines
When using multiple bit logic devices inputs must never float.
In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two
inputs of a triple-input and gate are used or only 3 of the 4 buffer gates are used. Such input pins must not
be left unconnected because the undefined voltages at the outside connections result in undefined operational
states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from
floating. The logic level that should be applied to any particular unused input depends on the function of the
device. Generally they are tied to GND or VCC, whichever makes more sense or is more convenient. It is
generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin,
it disables the output section of the part when asserted. This does not disable the input section of the I/Os, so
they cannot float when disabled.
8.4.2 Layout Example
Vcc
Input

Unused Input Output Output

Unused Input

Input

Figure 8-3. Diagram for Unused Inputs

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 17

Product Folder Links: CD4066B
CD4066B
SCHS051J – NOVEMBER 1998 – REVISED AUGUST 2024 www.ti.com

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Notifications to register and receive a weekly digest of any product information that has changed. For change
details, review the revision history included in any revised document.
9.2 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
9.3 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
9.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.

9.5 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision I (May 2024) to Revision J (August 2024) Page
• Added Settling Time plots...................................................................................................................................9

Changes from Revision H (January 2020) to Revision I (May 2024) Page

• Changed Package Information table to include package leads..........................................................................1
• Changed the numbering format for tables, figures, and cross-references throughout the document................ 1
• Deleted the J (CDIP, 14) package from the data sheet...................................................................................... 1
• Changed max and typ IDD for lower supply voltages.........................................................................................5
• Changed VIL from 2V to 1V acorss supply........................................................................................................ 5

Changes from Revision G (June 2017) to Revision H (January 2020) Page

• Added Junction Temperature details to the Absolute Maximum Ratings table...................................................4

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

18 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD4066B

 PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable Status Material type Package | Pins Package qty | Carrier RoHS Lead finish/ MSL rating/ Op temp (°C) Part marking
part number (1) (2) (3) Ball material Peak reflow (6)
(4) (5)

CD4066BE Active Production PDIP (N) | 14 25 | TUBE Yes NIPDAU N/A for Pkg Type -55 to 125 CD4066BE
CD4066BF Active Production CDIP (J) | 14 25 | TUBE No SNPB N/A for Pkg Type -55 to 125 CD4066BF
CD4066BF3A Active Production CDIP (J) | 14 25 | TUBE No SNPB N/A for Pkg Type -55 to 125 CD4066BF3A
CD4066BM Obsolete Production SOIC (D) | 14 - - Call TI Call TI -55 to 125 CD4066BM
CD4066BM96 Active Production SOIC (D) | 14 2500 | LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -55 to 125 CD4066BM
CD4066BM96G4 Obsolete Production SOIC (D) | 14 - - Call TI Call TI -55 to 125 CD4066BM
CD4066BMT Obsolete Production SOIC (D) | 14 - - Call TI Call TI -55 to 125 CD4066BM
CD4066BNS Obsolete Production SOP (NS) | 14 - - Call TI Call TI - CD4066B
CD4066BNSR Active Production SOP (NS) | 14 2000 | LARGE T&R Yes NIPDAU | NIPDAU Level-1-260C-UNLIM -55 to 125 CD4066B
CD4066BPW Obsolete Production TSSOP (PW) | 14 - - Call TI Call TI -55 to 125 CM066B
CD4066BPWR Active Production TSSOP (PW) | 14 2000 | LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -55 to 125 CM066B
CD4066BPWRG4 Obsolete Production TSSOP (PW) | 14 - - Call TI Call TI -55 to 125 CM066B
JM38510/05852BCA Active Production CDIP (J) | 14 25 | TUBE No SNPB N/A for Pkg Type -55 to 125 JM38510/
05852BCA

(1)
Status: For more details on status, see our product life cycle.

(2)
Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without
limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available
for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3)
RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4)
Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the
finish value exceeds the maximum column width.

(5)
MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per
JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6)
Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the
previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4066B, CD4066B-MIL :

• Catalog : CD4066B
• Automotive : CD4066B-Q1, CD4066B-Q1
• Military : CD4066B-MIL

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
• Military - QML certified for Military and Defense Applications

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2024

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
CD4066BM96 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
CD4066BM96 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
CD4066BNSR SOP NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
CD4066BNSR SOP NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
CD4066BPWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
CD4066BPWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2024

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CD4066BM96 SOIC D 14 2500 353.0 353.0 32.0
CD4066BM96 SOIC D 14 2500 356.0 356.0 35.0
CD4066BNSR SOP NS 14 2000 356.0 356.0 35.0
CD4066BNSR SOP NS 14 2000 353.0 353.0 32.0
CD4066BPWR TSSOP PW 14 2000 353.0 353.0 32.0
CD4066BPWR TSSOP PW 14 2000 367.0 367.0 35.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2024

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
CD4066BE N PDIP 14 25 506 13.97 11230 4.32

Pack Materials-Page 3
 PACKAGE OUTLINE
D0014A SCALE 1.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

C
6.2
TYP SEATING PLANE
5.8

A PIN 1 ID 0.1 C
AREA
12X 1.27
14
1

8.75 2X
8.55 7.62
NOTE 3

7
8
0.51
14X
4.0 0.31
B 1.75 MAX
3.8 0.25 C A B
NOTE 4

0.25
TYP
0.13
SEE DETAIL A
0.25
GAGE PLANE

0.25
0 -8 1.27 0.10
0.40

DETAIL A
TYPICAL

4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

www.ti.com
 EXAMPLE BOARD LAYOUT
D0014A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

14X (1.55) SYMM

1
14

14X (0.6)

12X (1.27)
SYMM

7 8

(R0.05)
TYP
(5.4)

LAND PATTERN EXAMPLE

SCALE:8X

SOLDER MASK METAL UNDER SOLDER MASK

METAL OPENING
OPENING SOLDER MASK

0.07 MAX 0.07 MIN

ALL AROUND ALL AROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
D0014A SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT

14X (1.55) SYMM

1
14

14X (0.6)

12X (1.27)
SYMM

7 8

(5.4)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
 PACKAGE OUTLINE
J0014A SCALE 0.900
CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE

PIN 1 ID A 4X .005 MIN

(OPTIONAL) [0.13] .015-.060 TYP
[0.38-1.52]

1
14
12X .100
[2.54] 14X .014-.026
14X .045-.065 [0.36-0.66]
[1.15-1.65]
.010 [0.25] C A B

.754-.785
[19.15-19.94]

7 8

B .245-.283 .2 MAX TYP .13 MIN TYP

[6.22-7.19] [5.08] [3.3]

C SEATING PLANE

.308-.314
[7.83-7.97]
AT GAGE PLANE

.015 GAGE PLANE

[0.38]

0 -15 14X .008-.014

TYP [0.2-0.36]

4214771/A 05/2017

NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for
reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

www.ti.com
 EXAMPLE BOARD LAYOUT
J0014A CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE

(.300 ) TYP
[7.62] SEE DETAIL B
SEE DETAIL A

1 14

12X (.100 )
[2.54]

SYMM

14X ( .039)
[1]

7 8

SYMM

LAND PATTERN EXAMPLE

NON-SOLDER MASK DEFINED
SCALE: 5X

.002 MAX (.063)

[0.05] [1.6]
ALL AROUND METAL
( .063)
SOLDER MASK [1.6]
OPENING

METAL

SOLDER MASK .002 MAX

(R.002 ) TYP [0.05]
OPENING
[0.05] ALL AROUND
DETAIL A DETAIL B
SCALE: 15X 13X, SCALE: 15X

4214771/A 05/2017

www.ti.com
 PACKAGE OUTLINE
PW0014A SCALE 2.500
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE

SEATING
PLANE
6.6 C
TYP
A 6.2
0.1 C
PIN 1 INDEX AREA
12X 0.65
14
1

2X
5.1 3.9
4.9
NOTE 3

4X (0 -12 )
7
8
0.30
14X
0.17
4.5 1.2 MAX
B 0.1 C A B
4.3
NOTE 4

(0.15) TYP
SEE DETAIL A

0.25
GAGE PLANE
0.15
0.05

0.75
0.50
0 -8
DETAIL A
A 20

TYPICAL

4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

www.ti.com
 EXAMPLE BOARD LAYOUT
PW0014A TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE

14X (1.5) SYMM

(R0.05) TYP
1
14X (0.45) 14

SYMM

12X (0.65)

7 8

(5.8)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK METAL UNDER SOLDER MASK

METAL SOLDER MASK OPENING
OPENING

EXPOSED METAL EXPOSED METAL

0.05 MAX 0.05 MIN

ALL AROUND ALL AROUND

NON-SOLDER MASK SOLDER MASK

DEFINED DEFINED
(PREFERRED) SOLDER MASK DETAILS
15.000

4220202/B 12/2023
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
PW0014A TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE

14X (1.5) SYMM

(R0.05) TYP
1
14X (0.45) 14

SYMM

12X (0.65)

7 8

(5.8)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated