SN74LV1T34

SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

SN74LV1T34 Single Power Supply Single Buffer GATE CMOS Logic Level Shifter
• Supports standard logic pinouts
1 Features • CMOS output B compatible with AUP1G and
• Latch-up performance exceeds 250mA per JESD LVC1G families 1
17
• Single-supply voltage translator at 5V, 3.3V, 2.5V,
2 Applications
and 1.8V VCC • Telecom
• Operating range of 1.65V to 5.5V • Portable applications
• Up translation: • Servers
– 1.2V(1) to 1.8V at 1.8V VCC • PC and notebooks
– 1.5V(1) to 2.5V at 2.5V VCC
3 Description
– 1.8V(1) to 3.3V at 3.3V VCC
– 3.3V to 5.0V at 5.0V VCC The SN74LV1T34 is a single buffer gate with reduced
• Down translation: input thresholds to support voltage translation
– 3.3V to 1.8V at 1.8V VCC applications.
– 3.3V to 2.5V at 2.5V VCC Package Information
– 5.0V to 3.3V at 3.3V VCC PART NUMBER PACKAGE(1) PACKAGE(2) BODY SIZE(3)
• Logic output is referenced to VCC DBV (SOT-23, 5) 2.90mm × 2.8mm 2.90mm × 1.60mm
SN74LV1T34
• Output drive: DCK (SC70, 5) 2.00mm × 2.1mm 2.00mm × 1.25mm

– 8mA output drive at 5V

(1) For more information, see Section 12.
– 7mA output drive at 3.3V (2) The package size (length × width) is a nominal value and
– 3mA output drive at 1.8V includes pins, where applicable.
• Characterized up to 50MHz at 3.3V VCC (3) The body size (length x width) is a nominal value and does
• 5V Tolerance on input pins not include pins.
• –40°C to 125°C operating temperature range
VIH = 2.0V VIH = 0.99V
Vcc = 5.0V Vcc = 1.8V
VIL = 0.8V VIL = 0.55V

5.0V, 3.3V
5.0V
5.0V 2.5V, 1.8V 1.8V
3.3V
System
LV1Txx Logic System 1.5V, 1.2V LV1Txx Logic System
System

Vcc = 3.3V

5.0V, 3.3V
3.3V
2.5V, 1.8V
System
LV1Txx Logic System

VOH min = 2.4V

VIH min = 1.36V

VIL min = 0.8V VOL max = 0.4V

Switching Thresholds for 1.8-V to 3.3-V Translation

1 Refer to the VIH/VIL and output drive for lower VCC condition.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

Table of Contents
1 Features............................................................................1 8.2 Functional Block Diagram......................................... 10
2 Applications..................................................................... 1 8.3 Feature Description...................................................10
3 Description.......................................................................1 8.4 Device Functional Modes..........................................12
4 Related Products............................................................. 3 9 Application and Implementation.................................. 13
5 Pin Configuration and Functions...................................4 9.1 Power Supply Recommendations.............................13
6 Specifications.................................................................. 5 9.2 Layout....................................................................... 13
6.1 Absolute Maximum Ratings........................................ 5 10 Device and Documentation Support..........................14
6.2 ESD Ratings............................................................... 5 10.1 Documentation Support (Analog)............................14
6.3 Recommended Operating Conditions.........................5 10.2 Receiving Notification of Documentation Updates..14
6.4 Thermal Information....................................................6 10.3 Support Resources................................................. 14
6.5 Electrical Characteristics.............................................6 10.4 Trademarks............................................................. 14
6.6 Switching Characteristics............................................7 10.5 Electrostatic Discharge Caution..............................14
6.7 Operating Characteristics........................................... 7 10.6 Glossary..................................................................14
6.8 Typical Characteristics................................................ 8 11 Revision History.......................................................... 14
7 Parameter Measurement Information............................ 9 12 Mechanical, Packaging, and Orderable
8 Detailed Description......................................................10 Information.................................................................... 15
8.1 Overview................................................................... 10

2 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

4 Related Products
DEVICE PACKAGE DESCRIPTION
SN74LV1T00 DCK, DBV 2-Input Positive-NAND Gate
SN74LV1T02 DCK, DBV 2-Input Positive-NOR Gate
SN74LV1T04 DCK, DBV Inverter Gate
SN74LV1T08 DCK, DBV 2-Input Positive-AND Gate
SN74LV1T17 DCK, DBV Single Schmitt-Trigger Buffer Gate
SN74LV1T14 DCK, DBV Single Schmitt-Trigger Inverter Gate
SN74LV1T32 DCK, DBV 2-Input Positive-OR Gate
SN74LV1T34 DCK, DBV Single Buffer Gate
SN74LV1T86 DCK, DBV Single 2-Input Exclusive-Or Gate
SN74LV1T125 DCK, DBV Single Buffer Gate with 3-state Output
SN74LV1T126 DCK, DBV Single Buffer Gate with 3-state Output
SN74LV4T125 RGY, PW Quadruple Bus Buffer Gate With 3-State Outputs

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 3

Product Folder Links: SN74LV1T34
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

5 Pin Configuration and Functions

N.C. 1 5 VCC

A 2

GND 3 4 Y

Figure 5-1. DCK or DBV Package, 5-Pin SC70 or SOT-23 (Top View)

Table 5-1. Pin Functions

PIN
TYPE(1) DESCRIPTION
NAME NO.
NC 1 — Not internally connected
A 2 I Input A
GND 3 G Ground
Y 4 O Output Y
VCC 5 P Positive supply

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

4 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
VCC Supply voltage range –0.5 7.0 V
VI Input voltage range(2) –0.5 7.0 V
VO Voltage range applied to any output in the high or low state(2) –0.5 VCC + 0.5 V
IIK Input clamp current VI < 0 –20 mA
IOK Output clamp current VO < 0 or VO > VCC ±20 mA
IO Continuous output current ±25 mA
Continuous current through VCC or GND ±50 mA
TJ Junction temperature 150 °C
Tstg Storage temperature –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

VALUE UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000
V(ESD) Electrostatic discharge Machine Model (MM), per JEDEC specification ±200 V
Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2) ±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
VCC Supply voltage 1.6 5.5 V
VI Input voltage 0 5.5 V
VO Output voltage 0 VCC V
VCC = 1.8 V –3
VCC = 2.5 V –5
IOH High-level output current mA
VCC = 3.3 V –7
VCC = 5.0 V –8
VCC = 1.8 V 3
VCC = 2.5 V 5
IOL Low-level output current mA
VCC = 3.3 V 7
VCC = 5.0 V 8
VCC = 1.8 V 20
Δt/Δv Input transition rise or fall rate VCC = 3.3 V or 2.5 V 20 ns/V
VCC = 5.0 V 20
TA Operating free-air temperature –40 125 °C

(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 5

Product Folder Links: SN74LV1T34
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

6.4 Thermal Information

DBV DCK
THERMAL METRIC(1) UNIT
5 PINS 5 PINS
RθJA Junction-to-ambient thermal resistance 278 289.2 °C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)
TA = 25°C TA = –40°C to +125°C
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN TYP MAX
VCC = 1.65 V to 1.8 V 0.95 1
VCC = 2.0 V 0.99 1.03
VCC = 2.25 V to 2.5 V 1.145 1.18

High-level VCC = 2.75 V 1.22 1.25

VIH V
input voltage VCC = 3 V to 3.3 V 1.37 1.39
VCC = 3.6 V 1.47 1.48
VCC = 4.5 V to 5.0 V 2.02 2.03
VCC = 5.5 V 2.1 2.11
VCC = 1.65 V to 2.0 V 0.57 0.55

Low-level VCC = 2.25 V to 2.75 V 0.75 0.71

VIL V
input voltage VCC = 3 V to 3.6 V 0.8 0.65
VCC = 4.5 V to 5.5 V 0.8 0.8
IOH = –20 µA 1.65 V to 5.5 V VCC – 0.1 VCC – 0.1
1.65 V 1.28 1.21
IOH = –2.0 mA
1.8 V 1.5 1.45
IOH = –3.0 mA 2.3 V 2 1.93
IOH = –3.0 mA 2.5 V 2.25 2.15
High-level
VOH output IOH = –3.0 mA 2.78 2.7 V
voltage 3.0 V
IOH = –5.5 mA 2.6 2.49
IOH = –5.5 mA 3.3 V 2.9 2.8
IOH = –4.0 mA 4.2 4.1
4.5 V
IOH = –8.0 mA 4.1 3.95
IOH = –8.0 mA 5.0 V 4.6 4.5
IOL = 20 µA 1.65 V to 5.5 V 0.1 0.1
IOL = 2.0 mA 1.65 V 0.2 0.25
IOL = 3.0 mA 2.3 V 0.15 0.2
Low-level
VOL output IOL = 3.0 mA 0.11 0.15 V
voltage 3.0 V
IOL = 5.5 mA 0.21 0.252
IOL = 4.0 mA 0.15 0.2
4.5 V
IOL = 8.0 mA 0.3 0.35
Input
0 V, 1.8 V, 2.5 V,
II leakage A input; VI = 0 V or VCC 0.1 ±1 μA
3.3 V, 5.5 V
current
5.0 V 1 10

Static supply VI = 0 V or VCC, 3.3 V 1 10

ICC μA
current IO = 0; open on loading 2.5 V 1 10
1.8 V 1 10

6 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

over recommended operating free-air temperature range (unless otherwise noted)

TA = 25°C TA = –40°C to +125°C
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN TYP MAX
One input at 0.3 V or 3.4 V,
Other inputs at 0 or VCC, 5.5 V 1.35 1.5 mA
Additional IO = 0
ΔICC static supply
current One input at 0.3 V or 1.1 V
Other inputs at 0 or VCC, 1.8 V 10 10 μA
IO = 0
Input
Ci VI = VCC or GND 3.3 V 2 10 2 10 pF
capacitance
Output
Co VO = VCC or GND 3.3 V 2.5 2.5 pF
capacitance

6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)
FROM TO FREQUENCY TA = 25°C TA = –65°C to 125°C
PARAMETER VCC CL UNIT
(INPUT) (OUTPUT) (TYP) MIN TYP MAX MIN TYP MAX
15 pF 2.7 5.5 3.4 6.5
5.0 V ns
30 pF 3 6.5 4.1 7.5
DC to 50 MHz
15 pF 4 7 5 8
3.3 V ns
30 pF 4.9 8 6 9
tpd Any In Y
15 pF 5.8 8.5 6.8 9.5
DC to 25 MHz 2.5 V ns
30 pF 6.5 9.5 7.5 10.5
15 pF 10.5 13 11.8 14
DC to 15 MHz 1.8 V ns
30 pF 12 14.5 12 15.5

6.7 Operating Characteristics

TA = 25°C
PARAMETER TEST CONDITIONS VCC TYP UNIT
1.8 V ± 0.15 V 14
2.5 V ± 0.2 V 14
Cpd Power dissipation capacitance f = 1 MHz and 10 MHz pF
3.3 V ± 0.3 V 14
5.5 V ± 0.5 V 14

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 7

Product Folder Links: SN74LV1T34
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

6.8 Typical Characteristics

3.5 3.5
Output
3 Input 3

2.5 2.5

2 2

Voltage (V)
Voltage (V)

1.5 1.5

1 1

0.5 0.5
Output
Input
0 0

-0.5 -0.5
0 5 10 15 20 0 2 4 6 8 10 12 14 16 18 20
Time (ns) Time (ns) D002
D001
Figure 6-1. Switching Characteristics at 50 MHz Excellent Figure 6-2. Switching Characteristics at 50 MHz Excellent
Signal Integrity Signal Integrity
3.5
Output
3 Input

2.5

2
Voltage (V)

1.5

0.5

-0.5
0 12.5 25 37.5 50 62.5 75 87.5
Time (ns) D003
Figure 6-3. Switching Characteristics at 15 MHz Excellent Signal Integrity

8 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

7 Parameter Measurement Information

VCC
RL = 1 kΩ S1 Open
From Output Test From Output TEST S1
Under Test Point Under Test GND tPLH/tPHL Open
CL CL tPLZ/tPZL VCC
(see Note A) (see Note A) tPHZ/tPZH GND
Open Drain VCC

LOAD CIRCUIT FOR LOAD CIRCUIT FOR

TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS

3V
Timing Input 1.5 V
tw 0V
th
3V tsu
3V
Input 1.5 V 1.5 V
Data Input 1.5 V 1.5 V
0V 0V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PULSE DURATION SETUP AND HOLD TIMES

3V 3V
Output
Input 1.5 V 1.5 V 1.5 V 1.5 V
Control
0V 0V

tPLH tPHL tPZL tPLZ

Output
VOH Waveform 1 ≈VCC
In-Phase 50% VCC 50% VCC 50% VCC
Output S1 at VCC VOL + 0.3 V
VOL (see Note B) VOL
tPHL tPLH tPZH tPHZ
Output
VOH VOH
Out-of-Phase Waveform 2 VOH − 0.3 V
50% VCC 50% VCC S1 at GND 50% VCC
Output
VOL (see Note B) ≈0 V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
D. The outputs are measured one at a time, with one input transition per measurement.
E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 9

Product Folder Links: SN74LV1T34
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

8 Detailed Description
8.1 Overview
The SN74LV1T34 device is a low-voltage CMOS gate logic that operates at a wider voltage range for industrial,
portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able
to support 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels. The input is designed with a lower threshold circuit to
match 1.8 V input logic at VCC = 3.3 V and can be used in 1.8 V to 3.3 V level-up translation. In addition, the
5 V tolerant input pins enable down translation (that is, 3.3 V to 2.5 V output at VCC = 2.5 V). The wide VCC
range of 1.8 V to 5.5 V allows generation of desired output levels to connect to controllers or processors. The
SN74LV1T34 device is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and
undershoot caused by high-drive outputs.
8.2 Functional Block Diagram
2 4
A Y

Figure 8-1. Logic Diagram

8.3 Feature Description

8.3.1 Clamp Diode Structure
The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have
negative clamping diodes only as depicted in Figure 8-2.

CAUTION
Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage
to the device. The input and output voltage ratings may be exceeded if the input and output clamp-
current ratings are observed.

VCC
Device

+IOK

Input Logic Output

-IIK -IOK

GND

Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term balanced indicates that the device can sink
and source similar currents. The drive capability of this device may create fast edges into light loads so routing
and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable
of driving larger currents than the device can sustain without being damaged. It is important for the output power
of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the
Absolute Maximum Ratings must be followed at all times.
Unused push-pull CMOS outputs should be left disconnected.

10 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

8.3.3 LVxT Enhanced Input Voltage

The SN74LV1T34 belongs to TI's LVxT family of Logic devices with integrated voltage level translation. This
family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs
tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be
referenced to the supply voltage (VCC), as described in the Electrical Characteristics table. To ensure proper
functionality, input signals must remain at or below the specified VIH(MIN) level for a HIGH input state, and at or
below the specified VIL(MAX) for a LOW input state. Figure 8-3 shows the typical VIH and VIL levels for the LVxT
family of devices, as well as the voltage levels for standard CMOS devices for comparison.
The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance
given in the Electrical Characteristics. The worst case resistance is calculated with the maximum input voltage,
given in the Absolute Maximum Ratings, and the maximum input leakage current, given in the Electrical
Characteristics, using Ohm's law (R = V ÷ I).
The inputs require that input signals transition between valid logic states quickly, as defined by the input
transition time or rate in the Recommended Operating Conditions table. Failing to meet this specification
will result in excessive power consumption and could cause oscillations. More details can be found in the
Implications of Slow or Floating CMOS Inputs application report.
Do not leave inputs floating at any time during operation. Unused inputs must be terminated at VCC or GND. If
a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide
a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-kΩ
resistor is recommended and will typically meet all requirements.

3.6

3.4 3.3-V CMOS

3.2
VIH
3 VIL
2.8 HIGH Input
LOW Input
2.6 2.5-V CMOS
2.4 2.4 V (VOH)
2.2

2
VIN - Input Voltage (V)

2 V (VOH)
1.8-V CMOS
1.8

1.6

1.4 1.45 V (VOH)

1.2 1.2-V CMOS

1.1 V (VOH)
1

0.8

0.6

0.4 0.45 V (VOL)

0.4 V (VOL) 0.4 V (VOL)
0.3 V (VOL)
0.2

0
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 3.8 4 4.2 4.4 4.6 4.8 5 5.2 5.5

VCC - Supply Voltage (V)

Figure 8-3. LVxT Input Voltage Levels

8.3.3.1 Down Translation

Signals can be translated down using the SN74LV1T34. The voltage applied at the VCC will determine the
output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical
Characteristics tables.
When connected to a high-impedance input, the output voltage will be approximately VCC in the HIGH state, and
0 V in the LOW state. Ensure that the input signals in the HIGH state are between VIH(MIN) and 5.5 V, and input
signals in the LOW state are lower than VIL(MAX) as shown in Figure 8-3.
For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to
match 1.8 V CMOS signals when operating from 1.8-V VCC. See Figure 8-4.

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 11

Product Folder Links: SN74LV1T34
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

Down Translation Combinations:

• 1.8-V VCC – Inputs from 2.5 V, 3.3 V, and 5.0 V
• 2.5-V VCC – Inputs from 3.3 V and 5.0 V
• 3.3-V VCC – Inputs from 5.0 V
8.3.3.2 Up Translation
Input signals can be up translated using the SN74LV1T34. The voltage applied at VCC will determine the
output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical
Characteristics tables. When connected to a high-impedance input, the output voltage will be approximately VCC
in the HIGH state, and 0 V in the LOW state.
The inputs have reduced thresholds that allow for input high-state levels which are much lower than standard
values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a VIH(MIN) of 3.5 V.
For the SN74LV1T34, VIH(MIN) with a 5-V supply is only 2 V, which would allow for up-translation from a typical
2.5-V to 5-V signals.
Ensure that the input signals in the HIGH state are above VIH(MIN) and input signals in the LOW state are lower
than VIL(MAX) as shown in Figure 8-4.
Up Translation Combinations:
• 1.8-V VCC – Inputs from 1.2 V
• 2.5-V VCC – Inputs from 1.8 V
• 3.3-V VCC – Inputs from 1.8 V and 2.5 V
• 5.0-V VCC – Inputs from 2.5 V and 3.3 V
VIH = 2.0 V Vcc = 5.0 V VIH = 0.99 V Vcc = 1.8 V
VIL = 0.8 V VIL = 0.5 V

5.0 V, 3.3 V
5.0 V
5.0 V 2.5 V, 1.8 V 1.8 V
3.3 V LV1Txx Logic System 1.5 V, 1.2 V
LV1Txx Logic System
System
System

Figure 8-4. LVxT Up and Down Translation Example

8.4 Device Functional Modes

Table 8-1 is the function table for the SN74LV1T34.
Table 8-1. Function Table
INPUT OUTPUT
(LOWER LEVEL INPUT) (VCC CMOS)
A Y
H H
L L

12 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

9 Application and Implementation

Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.

9.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the
Recommended Operating Conditions. Each VCC terminal should have a good bypass capacitor to prevent power
disturbance. A 0.1-μF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps
to reject different frequencies of noise. The 0.1-μF and 1-μF capacitors are commonly used in parallel. The
bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the
following layout example.
9.2 Layout
9.2.1 Layout Guidelines
When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many
cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a
triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left
unconnected because the undefined voltages at the outside connections result in undefined operational states.
All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the
input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular
unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever
makes more sense for the logic function or is more convenient.

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 13

Product Folder Links: SN74LV1T34
SN74LV1T34
SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024 www.ti.com

10 Device and Documentation Support

10.1 Documentation Support (Analog)
10.1.1 Related Documentation
For related documentation, see the following:
• Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
• Texas Instruments, Designing With Logic application note
• Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices
application note
• Texas Instruments, Implications of Slow or Floating CMOS Inputs application note
10.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Notifications to register and receive a weekly digest of any product information that has changed. For change
details, review the revision history included in any revised document.
10.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
10.4 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
10.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.

10.6 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (November 2023) to Revision E (February 2024) Page
• Updated RθJA values: DBV = 206 to 278, all values in °C/W ...........................................................................6

Changes from Revision C (June 2017) to Revision D (November 2023) Page

• Added package size to Package Information table............................................................................................ 1
• Added Application and Implementation section................................................................................................13

14 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LV1T34

 SN74LV1T34
www.ti.com SCLS743E – DECEMBER 2013 – REVISED FEBRUARY 2024

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 15

Product Folder Links: SN74LV1T34
 PACKAGE OPTION ADDENDUM

www.ti.com 28-Oct-2024

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

SN74LV1T34DBVR ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 (3B3H, 3CJF, NEJ3, Samples
NEJJ, NEJS)
SN74LV1T34DBVRG4 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 NEJ3 Samples

SN74LV1T34DCKR ACTIVE SC70 DCK 5 3000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 (1R4, WJ3, WJJ, WJ Samples
S)
SN74LV1T34DCKRG4 ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM WJ3 Samples

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 28-Oct-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV1T34 :

• Automotive : SN74LV1T34-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2024

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74LV1T34DBVR SOT-23 DBV 5 3000 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
SN74LV1T34DBVRG4 SOT-23 DBV 5 3000 178.0 9.2 3.3 3.23 1.55 4.0 8.0 Q3
SN74LV1T34DCKR SC70 DCK 5 3000 180.0 8.4 2.3 2.5 1.2 4.0 8.0 Q3
SN74LV1T34DCKRG4 SC70 DCK 5 3000 178.0 9.2 2.4 2.4 1.22 4.0 8.0 Q3

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2024

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74LV1T34DBVR SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74LV1T34DBVRG4 SOT-23 DBV 5 3000 180.0 180.0 18.0
SN74LV1T34DCKR SC70 DCK 5 3000 210.0 185.0 35.0
SN74LV1T34DCKRG4 SC70 DCK 5 3000 180.0 180.0 18.0

Pack Materials-Page 2
 PACKAGE OUTLINE
DCK0005A SCALE 5.600
SOT - 1.1 max height
SMALL OUTLINE TRANSISTOR

C
2.4
1.8 0.1 C
1.4
B A 1.1 MAX
PIN 1 1.1
INDEX AREA

1 5

2X 0.65 NOTE 4

2.15
1.3 (0.15) 1.3
2 1.85

(0.1)

4
0.33 3
5X
0.15
0.1 C A B 4X 0 -12 0.1
(0.9) TYP
NOTE 5 0.0

4X 4 -14

0.15
GAGE PLANE 0.22
TYP
0.08

8 0.46
TYP TYP
0 0.26
SEATING PLANE

4214834/F 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed
0.25mm per side

www.ti.com
 EXAMPLE BOARD LAYOUT
DCK0005A SOT - 1.1 max height
SMALL OUTLINE TRANSISTOR

PKG
5X (0.95)

1
5
5X (0.4)

SYMM
(1.3)
2
2X (0.65)

3 4

(R0.05) TYP (2.2)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:18X

SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK

EXPOSED METAL EXPOSED METAL

0.07 MAX 0.07 MIN

ARROUND ARROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
(PREFERRED)

SOLDER MASK DETAILS

4214834/F 08/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.

8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
DCK0005A SOT - 1.1 max height
SMALL OUTLINE TRANSISTOR

PKG
5X (0.95)
1
5
5X (0.4)

SYMM
(1.3)
2
2X(0.65)

3 4

(R0.05) TYP
(2.2)

SOLDER PASTE EXAMPLE

BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/F 08/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
10. Board assembly site may have different recommendations for stencil design.

www.ti.com
 PACKAGE OUTLINE
DBV0005A SCALE 4.000
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

3.0 C
2.6
1.75 0.1 C
B A
1.45
PIN 1
INDEX AREA

1 5

2X 0.95 (0.1)
3.05
2.75
1.9 1.9
2
(0.15)

4
3
0.5
5X
0.3
0.15
0.2 C A B NOTE 5 4X 0 -15 (1.1) TYP
0.00
1.45
0.90
4X 4 -15

0.25
GAGE PLANE 0.22
TYP
0.08

8
TYP 0.6
0 TYP SEATING PLANE
0.3

4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

www.ti.com
 EXAMPLE BOARD LAYOUT
DBV0005A SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

PKG
5X (1.1)
1
5
5X (0.6)

SYMM
(1.9)
2
2X (0.95)

3 4

(R0.05) TYP (2.6)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK

EXPOSED METAL EXPOSED METAL

0.07 MAX 0.07 MIN

ARROUND ARROUND

NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
(PREFERRED)

SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
 EXAMPLE STENCIL DESIGN
DBV0005A SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR

PKG
5X (1.1)
1
5
5X (0.6)

SYMM
2 (1.9)
2X(0.95)

3 4

(R0.05) TYP
(2.6)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated