How to start career in VLSI
How to start career in VLSI
LinkedIn: https://www.linkedin.com/company/learnvlsi
Website: https://www.sites.google.com/view/learnvlsi
Disclaimer
⚫ The intention of this presentation is information sharing. So
consider this material as information purpose only.
⚫ We explicitly disclaim any liability for mistakes and omissions in the
material presented.
⚫ We have done our best to ensure the correctness of the material and
have no obligation or duty to any person or organization for any loss or
damages stemming from the contents.
⚫ We make no claim, promises, or guarantees regarding the correctness,
completeness, patent infringement, copyright violation or sufficiency of
the same.
⚫ Some of materials were copied from the sources freely available on
the internet. When possible, these sources have been cited;
however, some references may have been cited incorrectly or
overlooked. If you feel that a picture, graph, or code example has
been copied from you and either needs to be cited or removed,
please feel free to email: [email protected] and we will address
this as soon as possible.
⚫ Take prior approval for Commercial usage of this information.
⚫ Views expressed here are personal views and not endorsed by
present or past employer.
Outline
⚫ Challenges for Students
⚫ Dilemmas for higher studies
⚫ VLSI work profile and Key areas
⚫ Study topics
Common, Design & Verification, Design specific, Verification
specific, Implementation/PD, DFT topics
⚫ Projects
⚫ Job Search Preparation
⚫ LinkedIn Profile and Resume Preparation
⚫ An effective way of using reference
⚫ Open-source tools
About me: Udit Kumar
12th B.Tech Admission B.Tech Complete CDAC PG Diploma 1st Job
Atrenta/Synopsys
IIT Delhi IIT Delhi IIT Delhi STMicroelectronics
Noida (2015-2016)
Noida (2007-2015)
LinkedIn
4th Job 1st book 2nd book 5th Job
Platform
Mentor/Siemens EDA VLSI Handbook Learn VLSI 5G EdgeQ (2021 – Till now)
Noida (2016 – 2021)
ASIC Design
VLSI Profiles
FPGA design
EDA Tools
System Design
Manufacturing
Verilog HDL is good to start with
⚫ Learning one language is good enough to start the career.
⚫ Verilog is having short learning curve than VHDL.
⚫ Our focus should be to understand Hardware modelling
fundamentals vs running for a new language.
⚫ System Verilog is superset of Verilog.
⚫ Learning System Verilog is incremental to Verilog learning.
System Verilog
Verilog
Synthesizable
Language usage for Design/Verification and
ASIC/FPGA
Design Verification
ASIC
FPGA
Common topics across profiles 1/2
⚫ A positive learning attitude is one of the important skill
checked during interview.
⚫ Linux knowledge
Start using Linux system from Graduation time.
If you are having windows based machine, use mobaxterm
(No need for dual windows or virtual box)
⚫ Good Understanding of Digital Design
Digital Design by M. Morris Mano
Digital Circuit Design by Salivahanan (Indian Author)
⚫ Knowledge of Verilog
Book: Verilog HDL by Samir Palnitkar
Verilog Frequently Asked Question by Shivakumar
Presentations
HDL Design using Verilog
RTL Design Guidelines
Common topics across profiles 2/2
⚫ Learn About Frequently used design blocks
Sync-Async reset, Clock dividers, Level to Pulse, Pulse to Level, Clock
gating, Signal stretcher, Sequence detector etc.
Asynchronous FIFO concepts.
⚫ Must be able to write directed testbenches.
⚫ Flow Fundamentals Presentations
• FSM Design
Fundamentals of Synthesis
• Sync and Async Reset
Basic Static timing analysis • Setup and Hold time
Setup hold time, Metastability, slack • Static timing analysis
clock Skew, clock period calculation. • FIFO
Basic about DFT • FIFO Depth Calculation
• Asynchronous FIFO1, FIFO2
⚫ Good to have topics but not mandatory
Shell scripting
Python scripting
TCL scripting (tcltutor.exe is a free utility)
Makefile
Design topics
⚫ Good understanding of Synchronous and
Asynchronous FIFO
⚫ CDC Basics. Presentations
• Clock Domain Crossing
⚫ Basic of timing Constraints. • Low Power RTL Design
⚫ Low Power RTL Design. • VLSI Synthesis & STA
• Synthesis & GLS
⚫ Understanding of event queue in Verilog
• Design compiler
⚫ Flow Fundamentals • Verilog Event Queue
Fundamentals of Synthesis • Delta Delay & events in Verilog
Basic Static timing analysis • UPF
⚫ Basic of FPGA • How to code Synthesizable RTL
• Memories
⚫ Good to have but not mandatory
TCL Scripting
Learn AHB, AXI protocol Asynchronous FIFO and Clock Domain Crossing is even asked
with experienced person, and ~35% interviewer time goes
UPF Low power design around these topics
Basics of System Verilog
System Verilog for Verification by Chris Spear
Verification topics
⚫ Basics of System Verilog
System Verilog for Verification by Chris Spear
⚫ Basic of UVM
Must be able to create UVM based verification environment.
⚫ Must be able to write a random, self checking testbenches.
⚫ Verification Coverage Presentations
⚫ Understanding of event queue in Verilog • Code Coverage
• Verification Testbench
⚫ Flow Fundamentals • System Verilog
Fundamentals of Synthesis • UVM Basics
Basic Static timing analysis • Verilog Event Queue
• Delta Delay & events in Verilog
⚫ Basic of FPGA
⚫ Good to have but not mandatory
Communication between Software and Hardware using DPI and PLI
TCL Scripting
Learn AHB, AXI protocol
Implementation/PD topics
⚫ Understanding of CMOS, MOSFET design
⚫ Timing constraints Presentations
• VLSI Physical Design
⚫ Basic of UPF based low power design • Clock Tree Synthesis
⚫ Flow Fundamentals • Physical Verification
• UPF
Fundamentals of Synthesis
Basic Static timing analysis
⚫ Physical design flow
Learn fundamental of Floor planning, Power planning, Placement, CTS,
Physical verification
Physical design is an art, so along with theory, we must run complete
flow on few basic designs.
⚫ TCL scripts
DFT topics
⚫ DFT basics
Presentations
⚫ Scan insertions • VLSI Testing
• DFT
⚫ BIST • DFT
⚫ Stuck ATPG & Simulations. • BIST
⚫ TCL scripts
Use of various scripting language
⚫ Almost all EDA tools are using TCL for automation.
⚫ Makefile is useful to manage the various steps of the project.
⚫ Example TCL file
set design top
set_attr library "FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib
FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib "
source ../script/rc_setup.tcl
set_attribute lef_library "BackEnd/lef/header6_V55.lef BackEnd/lef/fsa0m_a_generic_core.lef " /
set_attribute hdl_search_path {../rtl/eigen ../rtl/svc ../rtl} /
read_hdl -v2001 {node.v ph_update.v topology.v serial_divide_uu.v serial_node.v serial_ph_update.v
core.v top.v}
read_hdl -vhdl {<file_list>}
elaborate top
uniquify top
read_sdc ../constraints/synthesis_constraints.sdc
Project Ideas
⚫ Semiconductor is driven by following applications
AI: Number of design with Inference engine are higher than
trainings applications.
5G: ORAN (Open RAN) is providing opportunities for new
players. Lot of FPGA based companies are coming up.
Automotive: Electronics is differentiators. Automotive Ethernet,
Time sensitive networking playing a big role.
IOT: New applications involving Hardware along with Software
Apps.
⚫ Hardware designs are moving towards high configurability
with elastic functionality.
RISC V is perfect match.
⚫ Opensource tool provides a good baseline and lot of
improvement potential, good to use for academic projects.
⚫ Try to solve a practical problem in the project.
Reading Styles
⚫ It has been observed that students are keep on changing
study materials, books etc. This is not a good approach.
⚫ Take one book and read that thoroughly.
If you are not able to understand any specific topic, you can
explore on internet and come back.
Networking and focus is Key
⚫ Finding the right job is like selling a product to your target
customers.
⚫ Networking play a big role.
⚫ Do not distribute the focus, like running for every job.
⚫ During the job search create balance of improving learning
and finding out interview opportunity.
⚫ Learning is life long activity, After each interview, document all
interview questions and identify your area of improvement and
work on that.
⚫ Cracking Interview is an art, and you need to learn the skills of
bringing the interviewer into your area of expertise.
LinkedIn Profile and Resume preparation
Reference: Book “The VLSI Handbook: Design Principles, Industry and Career Perspectives”, Udit Kumar, Aditya Gupta, Sumit Soman
Useful Websites
⚫ Learn VLSI LinkedIn page
https://www.linkedin.com/company/learnvlsi
⚫ Useful Websites
Reference: Book “The VLSI Handbook: Design Principles, Industry and Career Perspectives”, Udit Kumar, Aditya Gupta, Sumit Soman
Useful Books
⚫ To get overview of VLSI Industry: “The VLSI Handbook: Design
Principles, Industry & Career Perspectives” by Udit Kumar, Aditya
Gupta, Sumit soman.
⚫ Useful Books
Reference: Book “The VLSI Handbook: Design Principles, Industry and Career Perspectives”, Udit Kumar, Aditya Gupta, Sumit Soman
Conclusion
⚫ A dedicated effort of 3-6 months is good enough for job
search preparation.
⚫ In today words, It is completely possible to prepare yourself,
without any need of training institutes.
⚫ VLSI field has huge potential and offer lucrative career.
Thank You
For more updates, follow Learn VLSI LinkedIn Page :
https://www.linkedin.com/company/learnvlsi
Semiconductor Ecosystem
Book Contents
SoC Development
IP Design
Emerging Semiconductor
Applications: AI, 5G, Automotive
Reference: Book “The VLSI Handbook: Design Principles, Industry and Career Perspectives”, Udit Kumar, Aditya Gupta, Sumit Soman
Analog IP Design Flow
Reference: Book “The VLSI Handbook: Design Principles, Industry and Career Perspectives”, Udit Kumar, Aditya Gupta, Sumit Soman
FPGA Design Flow
Reference: Book “The VLSI Handbook: Design Principles, Industry and Career Perspectives”, Udit Kumar, Aditya Gupta, Sumit Soman