Scribd
Upload
10 views5 pages

Artitecture Of Pentium 4 processor

The Pentium 4 processor utilizes separate code and data caches that are faster than main memory and smaller in size. Cache organization involves mapping memory data to cache locations, using methods like direct, associative, and set associative mapping. Cache blocks, typically sized at 32 or 64 bytes, leverage spatial locality to improve efficiency in data retrieval.

Uploaded by

mfarrukhnadeem1
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
10 views5 pages

Artitecture Of Pentium 4 processor

The Pentium 4 processor utilizes separate code and data caches that are faster than main memory and smaller in size. Cache organization involves mapping memory data to cache locations, using methods like direct, associative, and set associative mapping. Cache blocks, typically sized at 32 or 64 bytes, leverage spatial locality to improve efficiency in data retrieval.

Uploaded by

mfarrukhnadeem1
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

Artitecture Of Pentium 4 processor

 Pentium microprocessor uses separate code and data caches


 Cache is close to CPU and faster than main memory
 It is smaller than main memory
 The cache organization is about mapping data in memory to a location in
cache
1. A Simple Solution:
One way of mapping is to consider last few bits of long memory address to
find small cache address, and place them at the found address

2. Solution is Tag:
To handle previous problem more information is stored in cache which
block of memory is stored in cache. We stored additional information as Tag

3. What is Cache Block?


Program have Spatial Locality.So a cache is organized in the form of block
Typical in the form of block.Typical cache block sizes are 32 bytes or 64
bytes
4. Main Memory:
Main memory divided into blocks

5. Direct Mapping:
 Memory is divided into blocks and cache is divided into different lines
 Each line has a capacity to hold one block
 Suppose line 0 is dedicatedly assigned to block0,256,512&768 other line to
other blocks
6. Associative Mapping:
In associative mapping, any of the block can be stored at any of the line
7. Set Associative Mapping:
 In the lines are grouped into power of two
 Here two lines are grouped together to form single set
 Set 0 is dedicatedly assigned to block 0,256,512& 768 other sets to other
Blocks

You might also like