Total No. of Questions : 4] SEAT No.

8
23
PB26 [Total No. of Pages : 2

ic-
[6268]-220

tat
S.E. (Computer Engineering) (Insem)

5s
MICROPROCESSOR

6:0
(2019 Pattern) (Semester - IV) (210254)

02 91
4:0
Time : 1 Hour] [Max. Marks : 30

0
41
6/0 13
Instructions to the candidates:
1) Answer Q.1 or Q.2 and Q.3 or Q.4.
0
2) Neat diagrams must be drawn wherever necessary.
3/2
.23 GP

3) Figures to the right indicate full marks.

4) All questions carry equal marks.
E
82

5) Assume suitable data, if necessary.

8
C

23
Q1) a) Explain architecture of 80386 microprocessor with block diagram. [5]

ic-
16

tat
b) Explain following instructions [5]
8.2

5s
i) MOV
.24

6:0
91
49

4:0
ii) PUSH
30
41

iii) POP
01
02

iv) CBW
3/2
GP

v) MOVSX
6/0
CE
82

8
c) Explain following addressing modes in 80386 processor with example[5]

23
.23

ic-
i) Immediate addressing mode
16

tat
ii) Register addressing mode
8.2

5s
.24

iii) Register Indirect addressing mode

6:0
91
49

4:0

OR
30
41

Q2) a) Draw and elaborate programmers model of 80386 processor. [5]

01
02

b) With necessary example, explain various Decimal Arithmetic Instructions.

3/2
GP

[5]
6/0
CE

c) Explain following addressing modes in 80386 processor with example[5]

82
.23

i) Direct addressing mode

16

ii) Index addressing mode

8.2

iii) Based-scaled-index with displacement addressing mode

.24

P.T.O.
49

[6268]-220 1

https://www.sppuonline.com/
Q3) a) What are the contents of various registers of 80386 processor after reset?

8
23
[5]

ic-
b) Draw and explain read cycle with non pipelined address timing. [5]

tat
5s
c) Draw and explain control registers of 80386 processor. [5]

6:0
OR

02 91
4:0
Q4) a) Explain following signals [5]

0
41
i) 6/0 13
BE0# - BE3#
0
3/2
ii) ADS#
.23 GP

iii) D/C#
E
82

8
C

23
iv) W/R#

ic-
v) BS16#
16

tat
8.2

5s
b) Draw and explain write cycle with non pipelined address timing. [5]
.24

6:0
c) Explain following system flags: [5]
91
49

4:0
30

i) NT
41
01

ii) IOPL
02
3/2
GP

iii) IF
6/0

iv) VM
CE
82

8
23
v) RF
.23

ic-
16

tat
  
8.2

5s
.24

6:0
91
49

4:0
30
41
01
02
3/2
GP
6/0
CE
82
.23
16
8.2
.24
49

[6268]-220 2

https://www.sppuonline.com/