0% found this document useful (0 votes)
27 views34 pages

UNIT -2 VLSI NOTES

The document discusses various aspects of CMOS logic circuits, including static and dynamic power consumption, design techniques like bubble pushing and compound gates, and the importance of low-power architecture. It covers topics such as the operation of domino logic, transistor logic circuits, and the challenges associated with power efficiency and leakage. Additionally, it highlights the significance of proper circuit design to mitigate issues related to power consumption and performance in integrated circuits.

Uploaded by

home.acc.mitv
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
0% found this document useful (0 votes)
27 views34 pages

UNIT -2 VLSI NOTES

The document discusses various aspects of CMOS logic circuits, including static and dynamic power consumption, design techniques like bubble pushing and compound gates, and the importance of low-power architecture. It covers topics such as the operation of domino logic, transistor logic circuits, and the challenges associated with power efficiency and leakage. Additionally, it highlights the significance of proper circuit design to mitigate issues related to power consumption and performance in integrated circuits.

Uploaded by

home.acc.mitv
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
You are on page 1/ 34
NLS) UNIT- 2 nr BineaTIONAL Mos Logic circuits. [iy Static CMOS DESIGHN hy Bubble pushing ha, Compound goles deta edperk le Trpek OvcleAL ny 4 Atay rman c Ge he: Skouad gots 1.6 PN Aadsvc0s. a cettarpla Haestol vote TSH PSEUDO n-mMas. 713 RATIOED CIRCU) m & CM Tay cvse - Castode yoleage sub ich Logie , y\o- o Ean, BY Cs] DoOMWwo Logic 5.) Keepers Bo. Muwef output alone Logte 5.3, Np aomtho Logfe AL RAIL DOMINO Loic AMIC CiRciTs. (ej) Dv ANSISTOR Logie Cet) (ay Pass TR N GATES cTe) ce TRANS MIas(O) Co CPL - COMPLEMENTARY PAss “TRANSISTOR Piety. Dew pag. = DIFFERENTIAL ie ne «© Vol A SWwitcHt WITH Pass pnisisTOR Loate . Ser ee ~~ DPL — Dovece [2 “cireviT PITFALLS 023 PoweR 132. STATIC PoweR 12.2 Dynamic POoweER 12.2. BHORT CrROWIT POWER 12.4, LEAK AGE PoweR, Igu5. Low POWER ARCHITECTURE . Comat TtoNet Mes Logic Circuits. one Re pret bol CRAB ee Lanai? Pe ene Carer meron") - not ovly oukpuE ends Bs eas eee betale owly oacink. pasent Sana pripak anc cusps, mbunalienal crate gor veduerg OE * rmos apne der so rimos prebeuad, ON epatic CMOS i pris - a Fe ea = AND (> Compound & nm bee ee © Prowalles Korypound gales VOA LOWS and Combine [seray) ~—lae22) ee Y=A-B+O-D Sh = State Home work? ee OE a | i = TN a : eae Cf » Dred eek The foot 9 S aumel. y ee pee eres nor are technee * si o Bits ona, BG aubpode cs ort and porasite olay 4 perenrte Unpeles . a a= Hquae : Nan gabe delay cotati, Tq pnp B aires Last, node x wR Prubiatly beak voo-VEarVpp becuse qewas petecdop chaoui nies Gannésior On Pr_puk A. ELmone Adkay ps (R29 + Re = TEC - TR mepue A pteee dred, bode neni. Palbeilly be ate ov be aoe Ue Ww903s ae Ania A pines oswaseny OMAP Ta eae to node x, So Be Ohaorgemusebe tor ps umply RC6C) = bRc= 2E - Lag. AG ete eas Logre gates a Petika. roar ebferts ter Aubp ees, propels OF Ob pathse = =D RESET > NbdD 2 ee Ale 7 ee Ree 4 pent GaSe [21 sx ewen eas 3 enor Uae HI-sIKKEW DNSKEWED DNSKEWED ca INVERTER. INVERTER , Ce. Leneese C Equat pall ABSA) Crnwv: (Te) P/N RATIO: t pt osH hea lau 72 She? ga. bf, Ps So Be - Fe 9d Song = 5Ty ce Ee 2) T cient = tt Su. WIS= 5, 9d = 4B crt ire Songs | Eas MOLMPLE THRESHOLD, VOLTAGE | eZ bie mate Eharshold cmos fs GENT - Os baarnstos \ { of amos chep taohnelog eicaaes (ve) (note / \ ua tv 1 Das darphpaitioin, 78 pets Crreels muse be col Aeparirgty . a Yop * jo 02) ome? WO 9 is > aanedege RD) ra : CVU frg.(a) sasye puss aes Oke: Ba naca om SYP ban The J ee ere eee One Vae = VDD ies fo VES: oP pale oe PL UpeD NOD” peaks ver Veer ors, pure ly body * Te eurinrale he oe ifced dap wie : 5 PKOQMES Me. prea ag og x 9o- 83,9472, | Gangs 8/9 pee | Oe Oo! ze | BIC recreate, i GenGED CMOS | — Eo DLTASE SW TH Orie @ = oO thous SG KL apse ei ate Ze c pour DUAN % ate chant MosFeE CvSL —NAND CO Se aN Gate put * Ae Ze opposf& owe pure sus, the engi Eras bw pews caretpadine: SON we. enn, Q CVSLN Nu te adouml Yel emte Are OAR, Sz atx, Ore pa adv outkoge. of oe 08 fe Reaputtis be Ce ong Ed L = © | © toeagre gee =0, PMOS-ONy ouepukcyy = HAPh Pnocharge Evaluate Pat, Prmes-OFF, ope aay | vp De i =D of o| &] unposted a « ae en & 3 g Dlg / PRERIE Nf ¥ i. ae Parge- walt 3 MG sea sy ® (Meno tort only problem) Qetarm- pmpor kant prcperlies ayimie. Coreutts pmplomentact by the NMes ” o> f) the leg? cli Bre pall — down petao ents yy The NU bor PS Ne Chih Pom, thour— 4 (nD The St2heg epine Pes precharge te bane Sor reo fzhng proper nok Preps fumccfoviel of, qos | Cv) Pe Consumes nanue pouoy. jeter Bieri es Apecds wy) The Logre gue. | xj han the Ppt Conner be gurantwed.to be yy APG pre! ey nr-& OU oval otzer banssty | Canb& added -bo tne, botiem of nmos ead tooo | copftfee the eka Lrammnscor jorne EPMLS Catled | ar geok: yy The bie spire foot Cane prepeaned cvelatione tothe. | oO nMes devastsiow bo veduue Ene Legrcal Prepuks ate tie LVee- Ob | vy Other 5 end: dee bay %e A Yanclamectal foeutty aPth dynamt CetoRB PS tho LO6SOl fmoaitcaP and. thm Pry sostaetton. onthe Gate CES, wn Ple~the namee gote Ye Pr. evaluate, fro PN PUES mestbe monotonecatly mtet fe x. Peg during prechouge, when Gro, orp: es husgh. when al, mypak Aal, the output Ps Dow. the peau REBOOT Ps tuindl off tre pre. QIVBEOY 9S Off, Cats? tha” cece me e Dulepu Covcber res to wemasn Lew ertflthe Nencts pre - Seep. The prope must be eal Here ia dynamec gate kD Compute Coe: Qunckfone [reser Domhntoge} Dyname gates Boag, the Same. clock Gannat dae Connected. thre problem es Be Saat Opp. ne logic. Doméno Logre FAQ Vice Aneh h namse gotz. ase evr eather ovetutron op the ay ox Nmag EXQUystSEOS ~PEavlours Koutl-bp- LOS a Cee gk fee POGo Br was Aenolopad tp Aspeodiunp Crecutle, (ectiress — ap hours Smaller orca than dorunen tremal doar ek if fee ee arrean. are Amallon £0 i cao OAS da povatias Git) operation fs Jace qlebens as cael Cau make only ene DansfrStEPon + OD only nonPrveLbing Structures ar por Pble because of the presen. op Irunerting bebper- ea Charge str ibu ton may be ov posbleme z Dy oo 4 Aro : | oriche chyncun ee. nod2 and ie ants MOAGENS » as te es nofse margin paeblem Can! Keeper creat, the PAW ion Stes thot hoids the pudgouts At the Correct Sousl athon Pe worta_ apn Ok. fe re [Fs (a Duad— Rosk | [Fg Cb) DunL ral dom” noni] ha IS Dutad apr pneooles cour egnal ut pat of usher dual Roel gate aiwps beth x aly pr pus’ signal on Compute Tat and Contplament Afanals. ie ~ PK loere Qunckfon, > eases mol oa, PNA, onol pouty. if eres tell Assure of deepen eek ees Lys, Whore te Computcaktor PS ADN2 WER. — Sseeire cmos gates ARENA poser et bferentancl al rncPpotes almestk Zew poy hen fPelle. Incosly (0s, Clear. Speecl and area 3 ors Coil. tm, Pred= DL. vctd eof Chep ude C= WAALS POLL os Akconlary, >) \ ws PLED- Prd aneAneous poirr ese Epes Conga paal ove | i + Seco ahs. “1h neo! | She ee ane a oe duets | ay wo ee aa WD Sherk crane Citents while both pmos ond nMos Sbacks ane porto ON. fc ee 4 Blnames Dy nam pout is 7c tat iad f, paee ¢ i CO DeScHOAR NG pa ls The aynamre powy exefpabfor, Paynamsr, nolL desu oy Saaging eo amen oh ly The outepue Corpartta néo CL keparesonts ov CumnLakme ebfbect due tothe ParasPEPce CapactEance ofthe nemesancd pmes Gran spatess, Etre CaparrE ane arsouratiad we prusex nal. Tae ene teormolh UPALS of the. Prneticess Ceol, anal peipuul= CO pachleane « i ly omes prvertas CrAceE PrflcrarWby pra Secaocly Stale, Qs the ppt logy’, arch, as, ouigow= loge value '0%, Tn bus C ihe ourpub Copasfbance Ps dpschauge uhen— He. Pr — Loan. horn tuncleag ocs a 9 Lvamnrstt pmos an rstor Concluels CON) cend Phe nmes Gr arsine tranecl obL. Raynamnic = aos eal ome Cy chaung? a ‘ Tete). Vop. Aes ver f Tet .dt. ° eT Oo Paynamics Ce Vos - Faw Pdynamie ~ 4.0 Neo - vad < Nad | bop . weet ¥ RB? Deyraded tee CD ao am. Brent Pr Apuison of Bean. pou Ane R ED) rme zrput frpuk =o { a\) remos > Os OFF mess rmos > a 1 nme > ON puuspur V> charged « Fiera 7 pres BLD pep ene voy Reval = TAétake- Nn. D Atarre pour es mod, Cven_ when a Chip RS nok Suftcheng, emos has Replawd nme Proeerses becauge contentfor coment Retataol ED hmas Loge. Lomerlacd_ the neember rae i that Couta be Prbeg rebel: ora bse = by Statre cmos getes hame n© Contentfon eureont. . prvor tO Gontn noele , leat prerrorly Buen Sleep psn Pecatrc= T.Statte.\/op y q b LS Howenes, Seren eet Pn Aubthieshetd. conductton, Heres ans. deodto Zmotl amounts Cuarrnt aie, thacugh off trannscon ftoueny Ske Cerise bets pores 1 oe Pruyes tir rclor Q CMOS Prec tenr CMoOSs A ee ae tines che, Pipe 28 Rae a eee ‘ vv to the logrc value oO or Vita VERSA« Arent? ‘ by There pee ise nmes 8 pmos BANIEStos sane! Jnane oo Bhovk arxevdl Current OAL 3. dominant ok cpxett Power especratly Cee output Load caparfkanc PS b the nmog anol pros rampswor usecl Pra CMeEs Logte urate Commonly hame non-Lew Yenruwe Aubthiesholol Cuments % mat CMeg Prlacg valgol crate, uhPoh encenm_pa — ee Lramnston, Here corer Soi hart ee fodae. teal pour olde pabtor - eke: eho transtatr ase nok pF mee 7 éuPeching ackton . be - Houser, these Cuarendte 1 attibancseath ies Ps c _ Core welled] ano, thus, tre oles newCan ‘. mene nember of thongs aie metemization. ie pues ee NTE. tha. Ganalapmenss or-bechnologe | 2 eee manu and 2nat scenes hha ebtrerant ee i Rs eer pecol } AC €ach_ Lramnster thacvemizec One all P a forall Cove ercaN Carnations a wy Poratkelsrr anc plpeune ) eg Spead ein Paunen: hanging mre - Lovo pausr . ls Display yoy HOD wee : Ly inpelen id CD mrcio arenstedbures— ion ss ped, ; Sona Caf, ly mPcrooachflactiir2 arc ‘meving touscud. neimber of Aimpa Cores 5 eed Aotzac lool partallelisty to bot. anol. pos tees Shovtis Weaes and ‘ oe, ae mriece_ then Prof the] | ARLO- | Js pour Enoer ackth ey qarcioa& BAe PreRa L oa nye hole qumctefonot tankless Coun— ebprurendu4 Ehatn— general chp Poratlelesm. and Pp : There are Q maw adwankages sf b prpeLineng ancl parallel ue Dregne Ap Lo anct low pour, (i) Povo M ang eae ls Dre bers , Ene mest power Cons- (7 turn p Por— ose. often rolle. Fer excampte. Ira laptop Computes, the porton of Auplae anc. haat cite Coutd Consume more than oY, af Eotoatl pour COVE UM PEON . Us pouryr emonk Str Pek to ett eae Bee ae he polle Jor Long time Can athiens. aoe pour AULTG. 5S TJols bekuen- cheps Coun Consume. power lie to he Louge capactttre lewd number of Chips R6 OU promursing Appnra bo redue Hhe power — Consemptas l> the voltoge ets ee rete | to veclrrr power LUM PEFON_aSir_eo_ rad ute Py Yeclture d_ a4 the VoLEaxge gs crecduady this neeoltobe dmpersatad| dor ureh- porate and Jor prpeliring, | | CPL — Compl ELTARY PASS TRANSISTOR . Logic. 2 Mentasy pars travnseor Logfe Coed leitadetental. paws Gramnder logrc fs more transistors, add more area and capacitance, and has more possibility of error. ———— apcaclee S~ eaerentenen EO aity OL Crror Static CMOS is the most robust circuit family. Certain circuit pitfalls that can cause chips as sop to fail include oy Ve Vop- 5 30°F Threshold Dro \\p VE B N 3 DP FO) 8s Piet eae When an NMOS transistor gate terminal is connected to Vpp and the source terminal is connected to V_,,, the voltage at drai{terminal is Vpp— Vin. This effect is called s threshold drop. Pass transistors are good at pulling in a preferred direction, but only swing ta.within V, of the rail in the other direction. To overcome this, pass transistors must be replaced by full transmission gates or may use weak pMOS feedback transistors + to pull the output to VDD. — fore Ht rsd “sae Leakage meee > i 3 Leakage is caused by sub-threshold conduction, tunnelling and reverse-biased diode leakage. Multiple threshold voltages are used to improve performance in critical paths" and reduce leakage in other paths of the circuit. Sub-threshold leakage is worst for wide NOR structures at high temperature (especially during burn-in). Keepers must be sized appropriately to compensate for leakage. oe Noe we Chargesharing YOY! i & ee subject to problems with ¢ sharing. It is most serious when s lightly loaded and the internal capacitance is large. If the charge-sharing the output may flip and turn off the keeper, leading to, incorrect results, canbe overcome by precharging some or all of the internal nodes with the output i noise is large, Charge sharing | listing: ‘ secondary precharge transisto aA pow? | ee Power supply noise a / or A ; Vpp and Gyp are not constant across a. large chip. Both are subject to power supply noise caused by IR (DC voltage) drops and d/d noise. IR drops occur across the Tesistance R of the power supply grid between the supply pins anda block drawinga current I. d/d_noise occurs across the power supply inductance L as the current rapidly changes. Power supply noise hurts performance and can degrade noise margins. The Sey, mes Foe sy ihe rom nd cn dea te noise margin issues can be managed by placing sensitive circuits near each other and having them share acommon low-resistance power wire, pata) Hot spots eye bee GF ‘Transistor performance degrades with temperature, so care must be taken to avoid excessively hot spoje These can be caused by non-uniform Power dissipationéven when the overall power consumption is within budget. The non-uniform temperature distribution | leads to variation in delay between. gates across the chip. } se TS. Minority carrier injection a ee wv We can drive a signal momentaril: i ils) ei } ly Qutside the rails) either thr i coupling or through inductive eat ringing on /O drivers. In sucha case, the junctions betwee? | drain and body may momentarily become forward-biased, causing current to flow int the subsiggis- This effect is called minority carrier injection. Minoiity earsien saa problems are avoided by keeping injection sources away from sensitive ne UTR. ek Dynamic gates driving mini eet & gi € ; back-gate coupling effect. Back-gate coupling is lieaicnss gat a ae Susceptible to the therail. by driving the input closerto Back-Gate Coupling ES) Process Sensitivity a2 « iia 2 owe Fon parc On’, vr nner, Marginal circuits can operate under nominal process conditions, but ee in certain process corners or when the circuit is migrated to another process. Novel circuits should be simulated in all process corners and carefully scrutinized for any process sensitivities. They should also be verified to work at all voltages and temperatures, including the ee elevated voltages and temperatures used during burn-in and the lower voltage that might be used for ouppower versions of a part. _SoftErrors = Alpha particles and cosmic rays can disturb dynamic nodes. The probability of failure is reduced through large node capacitance and strong keepers. eee 2 TOR GRID Pass canine (A) a O GS Arow.ou0er apes bowcuvns cor ii | Prperfeck) bade pouring & 1 is See ee RS tine VB we aay PES Pa 5 foomautret te eget ee " branntstsx adeas * A pmes put degrade posing ererG | aval pmes FF ued nmMas Lae Be Oe pas ae. how s pm perses & >) bears v7 Cei)s Et 5 ue 9=0,Gb=I(ore) owe oe at os 7A gL, gEeO oO SATS g=1, Sb=O e b a= gb-0 a ——— A 7 HAE | Fe? toa meson. goke By Corb ining am nmmos ancl Pmes tramnetsr || Se povedtel, we ebtarnr a Auftth thet. turns ON , her 0 ancl | fe appre Te “gl, me wren o's and~(s ane (parce tga a acepeable jashusn. i

You might also like