Planar Test Structures for Characterizing Impurities in Silicon
Planar Test Structures for Characterizing Impurities in Silicon
-5lfl?^--^^
NBS SPECIAL PUBUCATION 400
impurities in Silicon
NATIONAL BUREAU OF STANDARDS
The National Bureau of Standards' was established by an act of Congress March 3, 1901.
The Bureau's overall goal is to strengthen and advance the Nation's science and technology
and facilitate their effective application for public benefit. To this end, the Bureau conducts
research and provides: (1) a basis for the Nation's physical measurement system, (2) scientific
and technological services for industry and government, (3) a technical basis for equity in trade,
and (4) technical services to promote public safety. The Bureau consists of the Institute for
Basic Standards, the Institute for Materials Research, the Institute for Applied Tjechnology,
the Institute for Computer Sciences and Technology, and the Office for Information Programs.
THE INSTITUTE FOR BASIC STANDARDS provides the central basis within the United
States of a completeand consistent system of physical measurement; coordinates that system
with measurement systems of other nations; and furnishes essential services leading to accurate
and uniform physical measurements throughout the Nation's scientific community, industry,
and commerce. The Institute consists of the Office of Measurement Services, the Office of
Radiation Measurement and the following Center and divisions:
1 Headquarters and Laboratories at Gaithersburg, Maryland, unless otherwise noted; mailing address
Washington, D.C. 20234.
- Located at Boulder, Colorado 80302.
JAN ^ 8 197S
Semiconductor Measurement Technology:
Jointly f^upported by
CODEN: XNBSAV
PAGE
1. Introduction 1
4. Defect Centers 4
5. Conclusions 4
6 . Acknowledgements 4
7. References ^
5
LIST OF FIGURES
Figure 1. Test pattern NBS-3 [3] fabricated with base (B), emitter
(E) contact (C)
, , and metal masks. The length of
the pattern along one side is 200 mil (5.08 mm) ..... 6
Figure 3. Base bridge and van der Pauw sheet resistor structures.
The center-to-center metal pad spacings are indicated.
The voltage points are denoted and V2 and the cur-
,
rent points are denoted I]^ and I2. The van der Pauw
structure was laid out with orthogonal boundaries to aid
automatic pattern generation . 8
Figure 8. Junction C-V apparent dopant profiles taken with the use
of the gated diode (3.10) shown in figure 7 biased with
various gate voltages, Vq 13
"
Figure 9. Cross sectional view of the small base-collector gated
diode (3.14) 14
iii
Figure 10. Junction C-V dopant profiles taken with the large and
small base-collector gated diodes shovm in figures 7 and
9. The corrected profiles illustrate the importance of
the peripheral capacitance correction (wafer B12Ph-l) . . 14
Figure 12. MOS capacitor C-V dopant profile taken with the use of
the collector riOS capacitor (3.8) shown in figure 11
(wafer 702). The depletion depth in the silicon for the
inversion condition is Xq and the Debye length is Ar)
, . . 15
Figure 13. Top view and cross sectional views of the collector
four-probe resistor (3.17). The center-to-center metal
pad spacing is indicated on the upper photomicrograph . . 16
V
.
by
1. INTRODUCTION
The kinds of planar test structures discussed here consist of sheet resistors,
p-n junctions, and MOS capacitors. These structures were used to determine
the sheet resistance of diffused layers, the dopant density and resistivity
of bulk collector regions, and the identity of defect centers such as gold.
The important device characteristics, lifetime and leakage current, are degraded
by defect centers such as gold. This defect center was studied in n-type MOS
capacitors and in both p'^n and n'^p junctions. From thermally stimulated current
measurements, the current response is very different for gold doped p'^n as com-
pared with n+p junctions. But the responses of gold doped n-type MOS capacitors
and gold doped p'^n junctions are essentially the same. These thermally stimu-
lated current responses can lead to rapid identification of gold contamination
in silicon devices.
The thrust of this work emphasizes well-designed and miniaturized test struc-
tures and the development of the associated mathematical models. Once devel-
oped, these test structures could become part of a process control test pattern.
The test structures used in this study are included in test pattern NBS-3 [3]
This pattern, which is shown in figure 1, was designed primarily for use in the
1
evaluation of the resistivity versus dopant density relation. The overall size
of the pattern is 200 mil (5.08 mm) on a side, and it is repeated every 200 mil
(5.08 mm) over a wafer. The pattern contains diodes, transistors, MOS capacitor
sheet resistors, contact resistors, etch-control structures, and a surface
profilometer structure. The large blank area is intended for Kail effect
measurements once the wafer is scribed and broken into chips. The structures
discussed in the following sections are the large base-collector gated diode
(3.10),* the small base-collector gated diode (3.14), the collector MOS capaci-
tor (3.8), the collector four-probe resistor (3.17), and a variety of sheet
resistors (3.11, 3.22, 3.28, and 3.30).
2. DIFFUSED LAYER SHEET RESISTANCE
Four sheet resistors in each of the patterns across a wafer were measured and
the results displayed in figure 2. Sheet resistance values obtained from the
van der Pauw [4] structures (3.11, 3.22, and 3.30) are comparable, which is ex-
pected since sheet resistances determined from symmetrical van der Pauw struc-
tures are independent of geometry. Values obtained from the bridge structure
are low because, in the computation of the sheet resistance, the width was
assumed to be the same as the photomask dimension, W(mask) = 1.50 mil (38.1 um)
This point was explored further by combining sheet resistance measurements
from the bridge (3.28) and van der Pauv; (3.22) structures which are depicted
in figure 3. The effective width of the bridge structure is given by
Wg = W(mask) + aXj +
where aX-; accounts for lateral diffusion and Wqq accounts for lateral over-etch
The van der Pauw measurement yields the sheet resistance directly. This was
combined with the nearest-neighbor bridge measurement to obtain Wg The base-
.
diffusion-window width, W, was calculated from VI = VIq - aXj Values for W are
.
bridge structure for the 3 min etch equals the window width, W = 1.57 mil
(39.9 ym) plus aXj or 1.59 mil (40,4 ym)
, This value is 6 percent larger than
.
The orthogonal van der Pauw structure (3.22) shown in fiqure 3 is depicted in
greater detail in figure 5. A mathematical model was developed for this
structure to determine if a geometrical correction factor is needed in calcu-
lating the sheet resistance from the van der Pauw formula. The Laplace equa-
tion was solved with the use of finite-difference methods for the geometry
shown in the lower part of figure 5 where the bonding pad areas were replaced
by shorts on the ends of the arms. For this structure the measured sheet
resistance differs from the van der Pauw value by less than 0.1 percent as
indicated in figure 6. Here Rg(TRUE) is the true sheet resistance and Rs(VDP)
is the sheet resistance determined from measurements with the use of the van
der Pauw formula, which appears at the top of figure 6, The curves shown in
figure 6 reveal that the side arms may be surprisingly short and wide compared
to the active region without requiring as much as one percent correction to
the van der Pauw formula. The active region is considered to be a square whose
side is S. This study also allows the design of new structures whose active
*
The number following the decimal point refers to a structure shown in
figure 3; the number 3 is the test pattern designation.
2
.
regions are typical of device geometries. For example, the cross structure
(D/S = A/S = 1) has a small error and can be fabricated with the use of minimum
line width.
Dopant densities were determined in the collector (or bulk) region of a base-
collector diode with the use of the junction C-V method [7]. As shown in
figure 7, the diode (3.10) is gated and contains an inversion stop (labeled
emitter) . The dopant profiles for the gated diode are shown in figure 8 where
incorrect profiles appear if the gate bias is improper. The proper gate bias
is -5.5 V which corresponds to the flat-band condition for an equivalent MOS
capacitor structure. This allows the peripheral junction capacitance to be
approximated by a quarter toroid. The diode used in this study was 17 mil
(430 ym) in diameter. Profiles can also be obtained with the use of a smaller
diode (3.14) such as shown in figure 9 where again the base contact is confined
within the base diffusion. This allows the measurement of correct capacitance
values. An intercomparison of profiles for large and small diodes is shown in
figure 10 where the peripheral correction brings the profiles of both diodes
into agreement.
The resistivity of bulk collector regions was determined [10] with the use
of the collector four-probe resistor (3.17) shown in figure 13 where current
points are denoted and I2 and voltage points are denoted V^^ and V2 •The
structure is essentially a piped-transistor where the emitter is connected
to the collector through a hole in the base. The base, which surrounds the
structure, effectively shuts off surface currents forcing currents to flow
in the collector region. The probe spacing is 2.25 mil (57 ym) which is small
compared to the wafer thickness ["^ 10 mil (25 ym) so that back-side shorting
]
For p-type silicon the situation is much less satisfactory. The nature of
the resistivity versus dopant density problem is shown in figure 16 for the
case of p-type silicon. The traditionally used curve is that developed by
Irvin [1]. More recently Wagner [2] developed another curve to fit ion implanta-
tion data. In the range of dopant densities between 10^^ and 10^® cm~\ these
curves differ in resistivity by more than 50 percent. The data points represent
experimental results based on junction C-V, Hall effect, and four-probe measure-
ments taken in conjunction with the American Society for Testing and Materials
(ASTM), Committee F-1 on Electronics. These data tend to follow the Wagner curve.
The impact of the different curves shown in figure 16 on device design is shown
in figure 17 where the surface density for a Gaussian diffusion is calculated
from a knowledge of the background density, the sheet resistance, and the junc-
tion depth. It is seen that the surface density near lO'^ cm" differs by a
^
factor of two depending on the choice of the resistivity versus dopant den-
sity relation. The data of figure 16 are replotted in figure 18 to point up
the need for additional work in p-type silicon. Even though the data agree
better with the Wagner curve than with the Caughey-Thomas closed-form formula
of the Irvin curve, significant discrepancies are observed.
4. DEFECT CENTERS
Defect centers, which cause lifetime and leakage current degradation in devices,
were measured by the same kind of structures used to determine dopant density
profiles. These structures (3.8 and 3.10) are shown in figures 7 and 11, and
the class of measurements used to detect the defects is the thermally stimulated
current measurements. This measurement method [12] is outlined in figure 19
where the upper curve indicates that a diode is cooled to near liquid nitrogen
(LN2) temperature and then warmed back to room temperature (RT) . While the
diode is at liquid nitrogen temperature the middle curve indicates that the
diode is zero biased which charges defects with majority carriers (electrons
for n-type or holes for p-type) Reverse bias is applied before the diode is
.
warmed up. The lower curve indicates that during the warm-up cycle, certain
defects emit majority carriers which are detected as a current pulse before the
diode goes into steady-state leakage.
5. CONCLUSIONS
The resistivity-dopant density relation for silicon is being up-dated for use in
device design. Initial preliminary results suggest that for n-type the Caughey-
Thomas formula and for p-type the Wagner formula appear to be the best avail-
able in the current literature.
Simple test structures can be used to detect and identify lifetime and leakage
centers. The thermally stimulated current response of gold in silicon leads
to its rapid identification as a contaminant in p-n junctions and MOS capacitors.
6 . ACKNOWLEDGEMENTS
The authors are indebted to R. Y. Koyama for establishing the MOS capacitor
C-V deep depletion method and for the data appearing in figure 12, and to
W. M. Bullis for a critical reading of the manuscript.
4
. . .
7 . REFERENCES
4. van der Pauw, L. J., A Method of Measuring the Resistivity and Hall
Coefficient on Lamellae of Arbitrary Shape, Philips Research Revorts
13, 1-9 (1958) .
6. Buehler, M. G. 'and David, J. M. Bridge and van der Pauw Sheet Resis-
,
tors for Characterizing the Sheet Resistance and Oxide Window Width
of Diffused Silicon Layers (to be submitted for publication)
138-141 (1971).
10. Uhlir, A., Jr., The Potentials of Infinite Systems of Sources and
Numerical Solutions of Problems in Semiconductor Engineering, Bell
System Tech. J 34 105-128 (1955)
. , .
(1967) .
5
,
Figure 1. Test pattern NBS-3 [3] fabricated with base (B), emitter (E)
contact (C), and metal (M) masks. The length of the pattern along one
side is 200 mil (5.08 mm).
6
180
(3.30)
(3.22)
(3.11)
c!
c_>
<c 170
f—
CO
GO
LjJ
BRIDGE (3.28)
LxJ
UJ
HZ
GO
2 3 4 5 6 7
Figure 2. Base sheet resistance values across a silicon wafer for both
the bridge and van der Pauw structures. The dimension refers to the
active portion of the structures; diameters are indicated for 3.11 and
3.30, the length of the side of a square is indicated for 3.22, and the
width of the bridge structure is given for 3.28.
7
BRIDGE SHEET RESISTOR (3.28)
6 mil
(150 m)
8 mil
(200 m)
8
;
1.70
43
O W (ELECTRICAL)
• W (PHOTO)
9 mi n
- 42
1 .65
CD 41
6 mi n
1.60
GO
40
9
VAN DER PAUW SHEET RESISTOR (3.22)
10
TT AV
12
DISTANCE FROM JUNCTION. B (ym)
13
GATE
^EMITTER
COLLECTOR
mil
h6(150 m)
Figure 9. Cross sectional view of the small base-collector gated
diode (3.14)
14
6 X 10
• SMALL DIODE (3.14)
O LARGE DIODE (3.10)
Xj ~ 1.7 m
Nq = 1.7 X 10^^
Rg = 116 «/
OQ
5 X 10
14 _
C3
UNCORRECTED
<X.
Q.
O
Q
CO 14
Q£ 4 X 10
O
a.
CO
o
CORRECTED
14
3 X 10
2 4 6 8 10 12
14
(380 Mm)
15 mil
I I
EMITTER
COLLECTOR
Figure 11. Cross sectional view of the collector MOS capacitor (3.8)
17
10
GO
Xj] - 0 37
, ym
UJ
Q
1 6 10^^
1 0 N = 1.0^1 X
Q_
O
C=5
CO
13
Qi = 5.28 X 10 cm-
O
in
Q-
co
o
15
K 2:X = 0.15 m
10 . iij I
1 2
Figure 12. MOS capacitor C-V dopant profile taken with the use of the
collector MOS capacitor (3.8) shown in figure 11 (wafer 702). The
depletion depth in the silicon for the inversion condition is Xq, and
the Debye length is Aq.
15
EH TIER
I
COLLECTOR
16
.
17
CT = CAUGHEY-THOMAS
14
• JUNCTION C-V
12 -
8 -
6 -
4 -
I
2 -
•2 -
4 h O
•1
6 -dr
14 15
10 10 16 17 18 19
10 10 10 10
18
IONIZED OR TOTAL ACCEPTOR DOPANT DENSITY (cm'S)
19
SHEET RESISTANCE'JUNCTION DEPTH PRODUCT (^i M"")
20
[(9-9w>/ew](^>
o
BORON DOPANT DENSITY IN SILICON (300 K). (cni-3)
21
22
.
TEMPERATURE (K)
23
Figure 21. Thermally stimulated current response of the gold accep-
tor located on the n-side of a p'^n silicon junction for various
heating rates [14].
1.0 r 1 1 100
TEMPERATURE (K)
24
180 200 220 240 260
TEMPERATURE (K)
25
.
U.S. DEPT. OF COMM. 1. PUBLICATION OR REPORT NO. 2. Gov't Accession 3. Recipient's Accession No.
BIBLiOGRAPHIC DATA No.
SHEET NBS SP 400-21
4. TITLE AND SUBTITLE 5. Publication Date
Various test structures such as sheet resistors, p-n junctions, and MOS
capacitors and their associated physical models have been developed to characterize
dopants and defects in silicon. These structures address various needs within the
semiconductor industry for (a) well-designed and miniaturized test structures such
as an orthogonal van der Pauw sheet resistor, (b) simple and economical measurements
such as the oxide window width of a diffused layer, (c) updated values for the
resistivity versus dopant density relation, and (d) improved detection methods for
identifying defect centers which control the lifetime and leakage currents of
devices
17. KEY WORDS (six to twelve entries; alphabetical order; capitalize only the first letter of the first key word unless a proper
name; separated by semicolons) MOS capacitors; p-Yi junctions; resistivity of silicon;
semiconductor devices; semiconductor process control; sheet resistors; test
patterns; thermally stimulated currents.
Superintendent of Documents,
Government Printing Office,
Washington, D.C» 20402
Dear Sir:
Name
Company
Address
National Standard Reference Data Series Provides — Order NBS publications (except NBSIR's and Biblio-
quantitative data on the physical and chemical proper- graphic Subscription Services) from: Superintendent of
ties of materials, compiled from the world's literature Documents, Government Printing Office, Washington,
and critically evaluated. Developed under a world-wide D.C. 20402.