11.Priority Interrupt
11.Priority Interrupt
Device 2
“1” PIDevicePO
1
“1” Device 2
PI PO
“0” Device 3
PI PO
To next
Device
Interrupt Request
Interrupt request
INT
CPU
Interrupt acknowledge
INTACK
”
PI PO
”
PI PO
”
PI PO
To next
Device
PO output.
❖ It then proceeds to insert its own
Interrupt request
INT interrupt vector address (VAD) into
Interrupt acknowledge
CPU
the data bus for the CPU to use during
INTACK
the interrupt cycle.