0% found this document useful (0 votes)
9 views3 pages

Ex or and Ex NOR Gates

The document presents a series of questions and answers related to logic gates and error detection methods, specifically focusing on parity checking and various types of logic gates such as Ex-NOR and Ex-OR. Key concepts include the suitability of parity checking for single-bit errors, the characteristics of different logic gates, and the generation of odd and even parity. The answers provided clarify the functions and applications of these digital logic components.

Uploaded by

Jhune De Guzman
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
9 views3 pages

Ex or and Ex NOR Gates

The document presents a series of questions and answers related to logic gates and error detection methods, specifically focusing on parity checking and various types of logic gates such as Ex-NOR and Ex-OR. Key concepts include the suitability of parity checking for single-bit errors, the characteristics of different logic gates, and the generation of odd and even parity. The answers provided clarify the functions and applications of these digital logic components.

Uploaded by

Jhune De Guzman
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

1.

Select the statement that best describes the parity method of error detection:
Parity checking is best suited for detecting double-bit errors that occur during the
A.
transmission of codes from one location to another.

B. Parity checking is not suitable for detecting single-bit errors in transmitted codes.

C. Parity checking is best suited for detecting single-bit errors in transmitted codes.

D. Parity checking is capable of detecting and correcting errors in transmitted codes.


Answer: Option C

2. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is a(n):
A. Ex-NOR gate

B. OR gate

C. Ex-OR gate

D. NAND gate
Answer: Option A

3. A logic circuit that provides a HIGH output if one input or the other input, but not both, is HIGH, is
a(n):
A. Ex-NOR gate

B. OR gate

C. Ex-OR gate

D. NAND gate
Answer: Option C

4.
Identify the type of gate below from the equation
A. Ex-NOR gate

B. OR gate

C. Ex-OR gate

D. NAND gate
Answer: Option C
5. How is odd parity generated differently from even parity?
A. The first output is inverted.

B. The last output is inverted.


Answer: Option B

6. Parity systems are defined as either________ or ________ and will add an extra ________ to the
digital information being transmitted.
A. positive, negative, byte

B. odd, even, bit

C. upper, lower, digit

D. on, off, decimal


Answer: Option B

7. Which type of gate can be used to add two bits?


A. Ex-OR B. Ex-NOR

C. Ex-NAND D. NOR
Answer: Option A

8. Why is an exclusive-NOR gate also called an equality gate?


A. The output is false if the inputs are equal.

B. The output is true if the inputs are opposite.

C. The output is true if the inputs are equal.


Answer: Option C

9. Show from the truth table how an exclusive-OR gate can be used to invert the data on one input if the
other input is a special control function.
A. Using A as the control, when A = 0, X is the same as B. When A = 1, X is the same as B.

B. Using A as the control, when A = 0, X is the same as B. When A = 1, X is the inverse of B.

C. Using A as the control, when A = 0, X is the inverse of B. When A = 1, X is the same as B.

D. Using A as the control, when A = 0, X is the inverse of B. When A = 1, X is the inverse of B.


Answer: Option B
10. Determine odd parity for each of the following data words:
1011101 11110111 1001101
A. P = 1, P = 1, P = 0

B. P = 0, P = 0, P = 0

C. P = 1, P = 1, P = 1

D. P = 0, P = 0, P = 1
Answer: Option D

11. The Ex-NOR is sometimes called the ________.


A. parity gate

B. equality gate

C. inverted OR

D. parity gate or the equality gate


Answer: Option B

You might also like