EVOLUTION OF Microprocessor
EVOLUTION OF Microprocessor
Microprocessors Lecturer
Department of CSE
RUET
EVOLUTION OF
MICROPROCESSORS
4
4-BIT
MICROPROCESSORS
4
INTEL 4004
Introduced in 1971.
Introduced in 1974.
It was also 4-bit µP.
6
8-BIT
MICROPROCESSORS
7
INTEL 8008
Introduced in 1972.
It was first 8-bit µP.
Its clock speed was 500
KHz.
Could execute 50,000
instructions per second.
8
INTEL 8080
Introduced in 1974.
It was also 8-bit µP.
Its clock speed was 2
MHz.
It had 6,000 transistors.
Was 10 times faster than
8008.
Could execute 5,00,000
instructions per second.
9
INTEL 8085
Introduced in 1976.
It was also 8-bit µP.
Its clock speed was 3 MHz.
11
Introduced in 1978.
INTEL 8086
It was first 16-bit µP.
Introduced in 1979.
13
INTEL 80186 & 80188
Introduced in 1982.
They were 16-bit µPs.
Clock speed was 6 MHz.
14
INTEL 80286
Introduced in 1982.
15
32-BIT
MICROPROCESSORS
16
INTEL 80386
Introduced in 1986.
17
INTEL 80486
Introduced in 1989.
18
INTEL PENTIUM
Introduced in 1993.
19
INTEL PENTIUM PRO
Introduced in 1995.
It was also 32-bit µP.
INTEL PENTIUM II
Introduced in 1997.
It was also 32-bit µP.
21
INTEL PENTIUM II XEON
Introduced in 1998.
22
INTEL PENTIUM III
Introduced in 1999.
It was also 32-bit µP.
23
INTEL PENTIUM IV
Introduced in 2000.
24
INTEL DUAL CORE
Introduced in 2006.
It is 32-bit or 64-bit µP.
It has two cores.
Both the cores have there
own internal bus and L1
cache, but share the external
bus and L2 cache
25
64-BIT
MICROPROCESSORS
27
INTEL CORE 2 DUO
Introduced in 2006.
It is a 64-bit µP.
28
INTEL CORE i3
Introduced in 2008.
It is a 64-bit µP.
31
INTEL CORE i5
Introduced in 2009.
It is a 64-bit µP.
30
INTEL CORE i7
Introduced in 2010.
It is a 64-bit µP.
29
Internal Architecture of 8086 Microprocessor
30
Internal Architecture of 8086 Microprocessor
❖ It has mainly two functional parts. Dividing the works between two units speeds up the processing.
❖ Bus Interface Unit: Main function of BIU is divided into three sections.
❖ The BIU sends out addresses, fetches instructions from memory, reads data from ports and memory,
and writes data to ports and memory.
❖ BIU handles all transfers of data and addresses on the buses for the execution unit.
31
Internal Architecture of 8086 Microprocessor
❖ Execution Unit: The execution unit of 8086 tells the BIU where to fetch instructions or data,
decodes instructions, and executes instructions
32
Types of Registers in the 8086 Microprocessor
33
Data Registers
• AX (Accumulator)
It is used in arithmetic, logic and data transfer instructions in 8086
microprocessors. In multiplication and division, one of the
numbers involved must be in AX or AL.
15 7 0
• BX (Base Register) AX AH AL
BX register is an address register. It usually contains a data
pointer used for based, based indexed or register indirect BX BH BL
addressing. CX CH CL
DX DH DL
• CX (Count register)
This serves as a loop counter. Program loop constructions are
facilitated by it. Count register can also be used as a counter in
string manipulation and shift/rotate instruction.
• DX (Data Register)
DX is data register. The two parts are DH and DL. This register
can be used in Multiplication, Input/output addressing etc.
34
Segment Registers
▪ Code Segment (CS) Register:
CS holds the base address for the
Code Segment. All programs are
stored in the Code Segment and
accessed via the IP.
▪ Data Segment (DS) Register:
DS holds the base address for the
Data Segment.
▪ Stack Segment (SS) Registers:
The SS is used to store the
information about the memory
segment. The operations of the SS are
mainly Push and Pop.
▪ Extra Segment (ES) Register:
By default, the control of the
compiler remains in the DS where
the user can add and modify the
instructions. If there is less space
in that segment, then ES is used.
ES is also used for copying
purpose.
35
Pointers and Index Registers
▪ IP (Instruction Pointer)
It is a 16-bit register. It holds offset of the next instructions in the Code Segment.
▪ SP (Stack Pointer)
This is stack pointer register pointing to program stack. It is used in conjunction with SS for accessing the
stack segment. It is of 16 bits. It points to the topmost item of the stack.
▪ BP (Base Pointer)
This is base pointer register pointing to data in stack segment. Unlike SP, we can use BP to access data in the
other segments. It is of 16 bits. It is primarily used in accessing parameters passed by the stack. Its offset
address is relative to the stack segment.
▪ SI (Source Index)
This is source index register which is used to point to memory locations in the data segment addressed by
DS. Thus, when we increment the contents of SI, we can easily access consecutive memory locations. It is of 16
bits. Its offset is relative to the data segment.
▪ DI (Destination Index)
This is destination index register performs the same function as SI. There is a class of instructions called
string operations, that use DI to access the memory locations addressed by ES
36
Segment and Offset Address
Segment Address:
• The content of a segment register is called as segment address.
Offset Address:
• The offset address is a location within a 64K-byte segment range.
• It is also called the displacement from the base address
37
Physical and Logical Address
Physical Address:
• The physical address is the 20-bit address that is actually put on the address
pins of the 8086 microprocessor and decoded by the memory interfacing
circuitry.
Logical Address:
• The logical address consists of a segment value and an offset address.
• Represented by Segment:Offset
38
Physical Address Calculation
Physical Address = Segment ×10h+Offset
39
Flags Register
The Flag register is a Special Purpose Register. Depending upon the value of result after
any arithmetic and logical operation the flag bits become set (1) or reset (0).
40
Thank
You
12/9/2023 41