V200 User Manual
V200 User Manual
TEST DIRECTOR II
Qmax Test Equipments Ltd. #6,Elcot Avenue, Sholinganallur, Chennai-600 119 Phone: (91)-44-24509627 Fax:(91)-44-24509631 E-mail: [email protected]
Copyright 2004. Qmax Test Equipments Pvt. Ltd., India. All rights reserved February 2005, V200
TestDirector II is a trademark of Qmax Test Equipments Pvt. Ltd. Microsoft Windows XP is either registered trademark or trademark of Microsoft Corporation. All other product names or logos mentioned herein are used for identification purposes only, and are the trademarks of their respective owners.
Printed in-house at: Qmax Test Equipments Pvt. Ltd., E-mail: [email protected] URL: www.qmaxtest.com
ii
Revision History
Version 1.0
iii
Chapter I:
Introduction to Test Director II describes the contents and main features Of Test Director II package. The complete introduction to Test Director II Is given in brief for clear understanding. Introduction to Interactive Workstation describes the features and facilities available in the package and the hierarchy In circuit Functional Testing describes how to open in-circuit test program window and how this In-Circuit Functional Test technique can be used for repairing the faulty PCBs and also detect the PCB faults encountered such as short/open circuit conditions, functionally faulty devices, bus faults, fan out problems, wrong placement of devices. Out Circuit Functional Testing describes how to open Out-circuit Functional Test program window. The device under test(D.U.T) is taken out of circuit while testing or in isolation. In this testing technique a out- circuit board must be used to plug in the devices. Interactive QSM describes about a technique called Interactive Qmax Signature method, which is used for testing the devices by measuring the nodal impedance. The most important feature is the movable reference nodes. Using this the terminal characteristics between any two nodes can be determined i.e. a particular pins trace can be determined with respect to any other pin rather than GND alone. The traces of voltage versus current (V/ I) , voltage versus impedance(V/Z) and voltage versus time(V/T) are stored in a database for comparison against another board or for analysis. Measurements describes how to measure the parameters like Frequency, Inductance, Capacitance, Voltage and Resistance in the Interactive Workstation Window. Oscilloscope describes about Qmaxs Triple channel oscilloscope, which is used for waveform analysis. Open/ Short Testing describes the techniques used for finding the opens/ shorts present within the pins of a device/ module/ unit or connectors. Function Generator describes about Qmaxs Triple Channel Function Generator feature which helps to generate the user definable wave patterns or Qmax Standard patterns. Boundary Scan Test describes the Boundary scan method for testing Boundary scan devices. Test Sequencer describes about the sequencing of tests whereby the sequence of test programs can be generated. Test Station describes how to test the program sequenced in Test Sequencer whereby the selected programs can be tested here.
Chapter IV:
Chapter V:
Chapter VI:
Chapter IX:
iv
Table Of Contents
Chapter I Introduction to Test Director II ......................................................I-1 I.1 Main Features of TestDirector II: ...........................................................I-2 I.2 Interactive WorkStation..........................................................................I-3 I.3 TPS Development Studio (Optional)......................................................I-4 I.3.0 Test Station ......................................................................................I-4 I.4 Test Sequencer........................................................................................I-4 I.5 Boundary Scan (Optional) ......................................................................I-5 I.5.0 Features of Boundary Scan Test Tool .............................................I-5 I.6 Test Program Set Development Studio Features ..................................I-5 I.6.0 Development of Test program in Test Director II ...........................I-6 I.7 Types of Programs used in Test Director II............................................I-8 Chapter II Interactive Workstation ................................................................II.I II.1 Interactive WorkStation System Flow..................................................II.2 II.2 Interactive Application Features...........................................................II.2 Chapter III In-Circuit Functional Testing ...................................................III-1 III.1 How to: Starting the In-Circuit Testing ............................................ III-2 III.2 Function ............................................................................................ III-4 III.3 Features in the In-Circuit Test Window............................................ III-4 III.3.0 Device Name.............................................................................. III-4 III.3.1 Device List ................................................................................. III-5 III.3.2 Library........................................................................................ III-7 III.3.3 Package ...................................................................................... III-7 III.3.4 Threshold.................................................................................... III-7 III.3.5 Time per tick .............................................................................. III-7 III.3.6 Test............................................................................................. III-8 III.3.7 Device Data................................................................................ III-8 III.3.8 Compare ..................................................................................... III-8 III.3.9 Listen.......................................................................................... III-8 III.3.10 Loop Test ................................................................................. III-8 III.3.11 Identify ................................................................................... III-11 III.3.12 Procedure for identifying a device ......................................... III-12 III.4 Invoking the Set up Options............................................................ III-15 III.5 Steps to be followed for In-circuit testing....................................... III-16 Chapter IV Out-Circuit Functional Testing.................................................IV-1 IV.1 How to: Starting the Out-Circuit Testing.......................................... IV-2 IV.2 Function ............................................................................................ IV-3 IV.3 Features in the Out-Circuit Test Window......................................... IV-4 IV.3.0 Device Name.............................................................................. IV-4 IV.3.1 Device List ................................................................................. IV-4 IV.3.2 Library........................................................................................ IV-6 IV.3.3 Package ...................................................................................... IV-6 IV.3.4 Threshold ................................................................................... IV-6 IV.3.5 Time per tick .............................................................................. IV-6 IV.3.6 Test............................................................................................. IV-7
IV.3.7 Device Data................................................................................IV-7 IV.3.8 Compare .....................................................................................IV-7 IV.3.9 Listen..........................................................................................IV-8 IV.3.10 Loop test...................................................................................IV-9 IV.3.11 Identify ...................................................................................IV-11 IV.3.12 Procedure for identifying a device .........................................IV-14 IV.4 Invoking the Set up Options ...........................................................IV-17 IV.5 Steps to be followed for Out Circuit Testing ..................................IV-18 Chapter V Interactive QSM ............................................................................ V-1 V.1 QSM Concept ................................................................................... V-2 V.2 When to use QSM for troubleshooting?.............................................. V-2 V.3 How to: Starting the QSM-VI Test ..................................................... V-2 V.4 Operating Mode................................................................................... V-5 V.5 QSM VI Interactive window ............................................................. V-6 V.6 Step-by-Step Procedure for Interactive mode QSM: ........................ V-12 Chapter VI Measurements ............................................................................. VI.1 VI.1 How to: Starting the Measurement Parameters................................. VI.2 VI.2 Resistance.......................................................................................... VI.3 VI.3 Capacitance ....................................................................................... VI.8 VI.4 Voltage ............................................................................................ VI.12 VI.5 Inductance ....................................................................................... VI.16 VI.6 Frequency........................................................................................ VI.20 Chapter VII Open/Short Test ...................................................................... VII.1 VII.1 How to: Starting the Open/Short Test (OST) Window ..................VII.2 VII.2 Description of the OST Measurement Window .............................VII.3 VII.3 Drive Information for testing (OST parameters):...........................VII.5 Chapter VIII Oscilloscope ...........................................................................VIII.1 VIII.1 Functional description ..................................................................VIII.2 VIII.2 Measurements...............................................................................VIII.6 Chapter IX Function Generator .................................................................... IX.1 IX.1 A brief description of Function Generator........................................ IX.2 IX.2 Opening the Qmax Function Generator ............................................ IX.3 IX.3 Functional description....................................................................... IX.4 IX.4 Measurement procedure.................................................................... IX.6 Chapter X Boundary Scan Test .......................................................................X.1 X.1 What is Boundary Scan? ......................................................................X.2 X.2 Requirements for Boundary Scan Test Data ........................................X.3 X.3 Procedure for Boundary Scan Test.......................................................X.4 X.4 How To: Starting the Boundary Scan Test...........................................X.4 X.5 Test Options .........................................................................................X.5 X.5.0 Opening Boundary Scan path........................................................X.5 X.5.1 Selecting Device Name .................................................................X.6 X.5.2 Selecting Package details ..............................................................X.7 X.5.3 BOM List entry ...........................................................................X.10 X.5.4 Net List Details............................................................................X.11 X.5.5 Saving the Learnt Database.........................................................X.13
vi
Chapter XI Test Sequencer ............................................................................ XI.1 XI.1 How to: Starting the Test Sequencer ................................................ XI.2 XI.2 Board Details .................................................................................... XI.5 XI.3 BOM List Details.............................................................................. XI.6 XI.4 Net List Details ................................................................................. XI.7 XI.5 Edge connector.................................................................................. XI.8 XI.6 Channel map Mode ......................................................................... XI.11 XI.7 Special Options Test Types: ........................................................... XI.23 Chapter XII Board Test Station ...................................................................XII.1 XII.1 Board Test Station .......................................................................... XII.2 XII.2 How to: Starting the Board Test Station......................................... XII.2
vii
Chapter I
Introduction
Test Director II (TD II) is Proprietary Test Software for Qmaxs new generation testers. It offers a complete suite of powerful and user-friendly software to complement the proven hardware from Qmaxs range of products for PCB Troubleshooting. The Test Director II combines the power of Industry Standard test technologies like VHDL (Very High Speed Integrated Circuit Hardware Description Language and BSDL (Boundary Scan Description Language) with the flexibility and extensibility of Python Test Language.
The Test Director II suite comprises: Interactive WorkStation TPS Development Studio (Optional) Test Sequencer Board Test Station
I-2
The illustration as shown below brings out the system software flow:
I-3
Board Test Station is provided for testing the Board programs compiled.
I-4
I-5
1. Open New Project 2. Enter the associated documents if any required 3. Enter the components covered 4. Enter the connectivity or Net list 5. Check for any left out components or connections( Not connected components) 6. Initialize the PCB 7. Develop test vectors for the inputs 8. Check for drive patterns 9. Debug the program 10. If the program passes save it and use as required
I-6
I-7
I.7
There are different programs used in the Test Director II suite. Some of these programs are mentioned below:
Go/No Go Program:
Go/No Go Program is made and run by the system to measure the actual response of PCB and compare with the expected response. Based on the result obtained by the response of the PCB Pass/Fail may be declared. This method will identify quickly whether the board is a good board or a bad board. In this method all the input pins, Bi-directional pins and output pins are identified and the input/Bi-directional pins are driven as per the working of the devices which covers these pins and the expected data will be monitored at the corresponding outputs. In this program both the input drive pattern and the programmer will provide the expected output pattern at the particular level. If and only if the expected output matches with the actual output from the device to edge pin the software will display the message as Board Passed otherwise software displays Board Fails message. The corresponding failed edge connector pin will be displayed in the message window with associated data and the waveform window displays the corresponding waveform with the red color. The advantage with this method is that the results are Fast and immediate. This program is generally used to test more number of PCBs.
I-8
Simulator method: Using Simulator the PCB program made can be made to run and the inputs/outputs faults simulation can be checked for its correctness. The drive pattern driven in the GO/NOGO will be converted to drive file using the software in text format. Using the net list for the PCB the software will automatically generate the VHDL and Test bench file. As per generated VHDL file, the simulator will expect the output taking the input drive pattern from the stimulus file. If the expected output from the simulator and the actual output coming from the edges of the board matches, the board passes otherwise board fails.
Cluster Program:
This program is used for an interested area in a PCB for which the program can be generated and tested. For clusters also the Guided Probe technique can be initiated.
Summary
This chapter explained the features and facilities incorporated in Test Director II suite for PCB troubleshoot.
I-9
Chapter II
Interactive Workstation
Introduction
The main purpose of using the Interactive WorkStation suite is to test the Integrated Circuits and Printed Circuit Boards (PCBs) for repair and maintenance.
Features
In-Built DRC (Design Rule Checker) In- Circuit functional test facility using Device Pin Status Check for testing Individual ICs Out of circuit testing of ICs Graphical overview of the device Click of a button links to detailed data sheets of the Device Under Test. IEEE Standard VHDL library. PYTHON TD/VHDL test language program development. Industry standard VHDL simulator to predict the expected output. Response for any digital device. (SSI / MSI / LSI / VLSI etc.) Auto compensation is extended for all digital devices.
V200 can functionally test almost all IC families, making it an ideal choice for PCB repair centers, production line Recovery and Production-line Functional Test Centers. The system compensates the drive pattern according to connections of the device in board. It is designed with custom hybrid drivers to back drive and force a particular test pattern into a test node for in-circuit testing. The hybrid drivers provide reliability, compactness and ease of maintenance. You can interactively test a device: under actual in-circuit conditions, as the device is present in a board. (For example, if an input pin is grounded or linked to an output pin, the system does not drive that pin.) In-circuit mode is useful for testing a device under the actual circumstances in which it is going to be used in the PCB.
OCFT
The Out-Circuit testing is same as In-Circuit testing, except that the device is taken out of circuit while testing. The Out-Circuit Tester board must be used for this testing. This board is provided with a tiny lever operated ZIF (Zero Insertion Force) IC socket (marked as DEVICE) for easy plug-in and plug-out of device. It is provided with Loading Hybrids (one each for TTL and CMOS) to load all the pins to facilitate testing of ICs while loaded. These act as loads as well as pull-up resistors to the outputs. The appropriate loading hybrid is to be plugged in respective socket. Please do not use these loads in case if you are testing other logic families like ECL, EIA etc. In out-circuit mode, the system warns about any short detected between the pins, since there cannot be any shorts in out-circuit mode, but continues to drive the pins with their actual test pattern. Out-circuit mode is useful for checking whether the device is actually bad or not. Any device tested in Out-circuit must pass the functional test as it is tested in total isolation. Out circuit mode testing can be done for any device before it can be used in the PCB. This can weed out the possibility of using a faulty device during assembly or repair and maintenance.
QSM
In the Qmax Signature method (QSM), the impedance at a node is measured and is displayed on the screen as Voltage versus Current (VI). Also Voltage vs. Time (VT) or Impedance (VZ) is measured automatically. The nodal impedance analysis can be used equally well for digital nodes (nodes on digital devices) and analog nodes (nodes on analog devices and other components). The nodal impedance analysis can detect the subtle changes in device performance, which are hard to detect on any oscilloscope or other testing equipment. The changes in device performance can occur due to aging of device or some other causes such as a leaky capacitor or loaded VCC line etc. Although most of the board / device faults can be detected using ICFT, it is limited to digital components only. The VI-Trace provides a testing method, which covers all types of devices and is done in power-off condition. The VI-Trace, unlike ICFT, does not make use of any device programs. Each pin on a device is considered to be a node and is tested by comparing its traces with that of a good device learnt earlier. It also provides the facility to change the frequency and the amplitude of the drive signal. The choice of a specific frequency and amplitude is to be made depending upon the components, which constitute a node. For a reactive node (Capacitive or Inductive) choosing the right frequency will enhance the VI-Trace in terms of the details.
II.3
However, for Resistive node, frequency has no much effect. For TTL nodes use of 8V range is quite adequate. Qmax tester provides error %, linear and non-linear methods of comparison for testing each of the nodes. For Digital TTL ICs the portion above 5.5V and below -0.6V is not of much significance. Hence while testing, it is advisable to use non-linear envelope. But for testing analog devices, all the portions will have equal importance, and hence Error % or linear comparison mode must be selected. Patterns are generated as Qmax Library with the specified values. It is made easy to the operator to select the desired pattern from the Library and drive it into the device under test. However using Function generator facility the operator can program required patterns as new and store it in the name required and hence new library for Arbitrary waveform patterns also can be created. QSM will increase the fault coverage multiple times as it does not use GND alone as reference pin. It selects all combinations by changing the reference pin. Consider testing a 7400 device having its pin 1 and 2 shorted internally or externally, with stored VI-Traces of a good 7400 without this pin 1 and 2 shorted. Pins 1 and 2 being high impedance input pins, their VI-Traces with respect to GND pin will be more or less same even if they are shorted together. Thus normal VI-Trace test will pass the device even though their pins 1 and 2 shorted. But QSM VI-Trace test will fail the test. QSM will use pin 1 as reference and test the remaining pins 2 to 14. This will detect pin 1 and 2 as short and the test will fail. This is a simple example to show the power of QSM VI-Traces.
Together with ICFT, the VI-Trace test method acts as complementary test strategy to make the available tester an excellent test system to cover all types of board faults. BST (Optional)
Boundary-scan, as defined by the IEEE Std. 1149.1 standard, is an integrated method for testing interconnects on printed circuit boards that are implemented at the IC level. This capability enables in-circuit testing without the need of bed-of-nail in-circuit test equipment.
OST
Open Short testing of components or devices on board can be learnt from a Known Good Board (KGB) and compared for any similar components in other Board. Diode measurements also made possible in this.
Oscilloscope
A ready to use Oscilloscope in V200 having three channels is a very handy tool for the operator to use. This Oscilloscope is to be used for measuring TTL signals only. It combines high bandwidth, fast sampling rates, extensive trigger capabilities and signal processing. This oscilloscope is designed with measurement facility to serve as a range of different instruments: oscilloscope, transient recorder, frequency meter and digital voltmeter.
Function Generator
An arbitrary waveform generator has been incorporated to facilitate the waveform generation as required basis. The required waveforms can be generated, previewed and stored in the user definable database. This can be and used in the application later.
II.4
The Basic Specification of the Function Generator is as follows: Amplitude: Frequency: Samples/Sec: +/- 13 Volts 500 KHz to 10 MHz. 20 MSPS
Measurement: On Screen mouse click ready to measure Waveform types: Mathematical, Square, Ramp, Triangle and DC Resolution: 12 bits
The Function Generator feature helps to generate the user definable wave patterns or Qmax Standard patterns to be selected and driven into the point where it is required.
Measurements
In-circuit measurements of vital parameters of PCB troubleshooting is designed and incorporated in this module to enable the measurements on time and anytime. This is used to measure the values and interactively the values can be compared for easy access.
Resistance/Capacitance/Inductance/Voltage Measurements
Diode Measurements Frequency Measurement Any of these applications can be called in Test Sequencer and learning of the Board can be performed in Sequencer mode and the Board program can be saved. Test Station is used to test the above saved Board program using the concerned PCBs.
II.5
II.6
Chapter III
Introduction
The ICFT technique is easy to use and is a widely accepted technique for repairing the faulty PCBs/devices on board. It can detect the device faults encountered such as short / open circuit conditions, functionally faulty devices, bus faults, fan out problems, wrong placement of devices etc. The library contains the device and pin descriptions of more than 20000 devices of various families. In most cases, you just need to place the test clip over the chip and enter the device base number. V200 can functionally test almost all IC families, making it an ideal choice for PCB repair centers, production line Recovery and Production-line Functional Test Centers. It is designed with custom hybrid drivers to back drive and force a particular test pattern into a test node for in-circuit testing. The hybrid drivers provide reliability, compactness and ease of maintenance. You can interactively test a device under actual in-circuit conditions, as the device is present in a board, or in out-circuit mode, using the external interface. In in-circuit mode, the system compensates the drive pattern according to the connections of the device. For example, if an input pin is grounded or linked to an output pin, the system does not drive that pin. In-circuit mode is useful for testing a device under the actual circumstances in which it is going to be used in the PCB.
III-2
Selection
This mode is selected by selecting the In-circuit Icon in the Interactive Workstation Main Menu Icons.
III-3
III.2 Function
In-circuit mode tests any device selected for its functional program written in the Library and compares the actual output from the device. When the outputs matches with the expected outputs in the Library, the device is declared Passed Functionally ,else fails. In the In-Circuit mode of testing, if an input pin is connected to Vcc / Gnd or linked to an output pin of the same device the system will not drive the input pin, when its linked to an output pin. Corresponding interfaces like clips and probes are to be used to connect the device for test.
III-4
Device Name
This edit box is to enter the Base Number of the device as its name. e.g., DM7474CB can be entered as 7474 only. If the number to be entered is not clear wildcards like ? and * can also be entered to display the devices present in the database. The devices whose names match with the specified name will be displayed. In case the device name need not be matched for the current query, make this entry blank.
III-5
Library You can select the library and test the devices present. The default library is listed as various packages such TTL, CMOS, etc., If you have created user Library using your own names etc., will be dropped out and you can select the respective libraries. Package Select the package type to list the devices of the specified package type present in the database. No. of Pins Enter the number of pins to list devices having the specified number of pins. Make the entry blank if the number of pins need not be matched for the current query.
Description (Device)
Enter the description of the device. When the Query button is clicked, devices having the specified description would be listed. Even if part of the description string is entered, the matching entries are filtered and listed. If the description need not be matched for the current query, make the entry blank. Normally, the description is for identifying the device as per its functionality. If query match takes place all the devices in the category will be listed out and you can select the device you require to test.
Figure 3.9 Device List dialog box Include Aliases also in the listing
Tick mark in this selection box, Include Aliases also in this listing, the device list includes the device name as well as its aliases of similar type devices.
III-6
III.3.2 Library
You can select the library and test the devices present in the library. The default library is loaded family wise, like TTL, CMOS etc., If any user Library created that also will be dropped out for selection. You can select the type of Library as per the device program available.
III.3.3 Package
Select the package type of the device that is to be tested. The package type can be DIP(300/600), SIP, PLCC or SOIC, METALCAN.
User
This facility is provided to the user to select his choice for the threshold setting to test the device. At times, the device may fail when tested using the threshold defined in the library. The devices output could be in the in-between state if the testing was done at critical threshold levels. So, it may be required to test the device using a different threshold (loosening the threshold). Selecting the User button does this option. When the User option is selected, the system prompts you to choose the threshold levels before testing the device.
Figure 3.10 Threshold and Time Per Tick dialog box III.3.5 Time per tick Library
The test programs for each device has its drive speed defined in the database. When you select the Library option, the device is driven for testing using the speed defined in the database i.e. default drive speed.
User
This facility is provided to the user to select his choice for the drive speed. At times, the device may fail when driven using the drive speed defined in the library. It could be due to the In-circuit configuration making the device to operate at a lower speed, or if the output pin of the device is loaded with R-C, then its response will be slower than the normal operating speed. So, it may be required to test the device using a different drive speed rather than the one defined in the library. This is done by selecting the User button in the Times per tick selection box.
III-7
Any change in the Threshold or Times per tick default values will pop up customize Threshold/Time base menu and the user can select the required values accordingly then proceed with testing.
III.3.6 Test
Click Test button to start testing the device.
III.3.8 Compare
This facility is provided to check similar devices. By testing one good device, other devices are being compared for its inputs and outputs. This feature will be useful for checking more number of devices.
III-8
Select tests
Pin Status tests Selecting this option, the loop test checks the Pin status. Pin status checking is done by comparing the clip status obtained during the first time with the status obtained during the subsequent times and if they match they are declared pass. Actual functional testing is not done. This option is good for checking the contact between the DUT and the test clip.
Unconditional loop
Check this option to perform the tests unconditionally the number of times as specified in the loop count. Checking this disables the Stop at option.
Stop when
Clip Status compares different Select this option to stop the loop test when the clip status condition of the DUT changes during one test to another test. Clip Status compares same Select this option to stop the loop test when the clip status of the DUT is the same during Loop test.
III-9
Functional test fails Select this option to stop the loop test when the functional test performed on the DUT fails. Functional test passes Select this option to stop the loop test when the functional test performed on the DUT passes. Functional test compares same Select this option to stop the loop test when the functional test result performed on the DUT is the same as that of the result performed during the very first time. Functional test compares different Select this option to stop the loop test when the functional test result performed on the DUT is different from that of the result when performed during the very first time.
Loop count
Enter the number of times the DUT is to be tested.
Abort
Click the Abort button, to cancel the operation.
Proceed
Click the Proceed button, to perform the loop test. While performing the loop test, when the device fails the very first time due to clock pins, the clock pin termination is performed by displaying the Clock pin termination dialog box. But, when the device passes the very first time and if the device fails in a subsequent test in the loop, the clock pin termination option is not invoked because all the devices testing in the loop test mode is with reference to the first device.
III-10
III.3.11 Identify
Clicking the Identify button identifies the device by comparing it with the devices in the library. It comes out with a list of possible devices with their identification numbers.
Description
During search of base number of ICs it is experienced that at times the base number of the device is not clear or not readable. The Identify option provided in the testing (both Incircuit & Out-circuit) can identify a device by comparing it with the devices in the library. It comes out with a list of possible devices with their names. This feature also helps in testing devices that are not supported in the library, by identifying the equivalent devices and using their test routines to test them. This useful feature can only be used in powered condition and preferably in the in-circuit conditions. The front-end menu is organized in such a manner that the information entered helps the program in filtering the devices lists for matching conditions.
III-11
III-12
6. Setting these options and other custom selections are to be checked and click the button Identify the unknown device. 7. Then, the clip status of the device is displayed in the Clip Status window. The Power pins, HIZ pins, the NC pins and the float pins are clearly displayed. You can confirm the presence of the power pins from the clip status, before proceeding further.
Figure 3.15 Confirm action dialog box 8. The devices that match the footprint according to the parameters prefixed earlier are displayed (Figure 3.16(a)).
III-14
III-15
III-16
8. To test the device using the default time base (times per tick) defined in the library, check the Library time base (times per tick) button. To test the device in the user defined time base (times per tick), select the User button. 9. To test the devices click the Test button. 10. The system starts testing the device, by trying to locate the position of the device in the clip. In case there is any problem auto clipping, the system displays an error message. 11. In case of an output level error, the system prompts for an alternative. The user can either slow down the drive speed or loosen the threshold level and retry testing. 12. If a device fails due to clock pins, Clock pin terminator dialog box appears listing the clock pins of the BUT with their default values of resistors and voltages. You can change these values and click the Drive button for the changes to take effect. You can also skip the termination process by clicking the Skip button. The modified resistance and voltage values are for the current device and current session and they are not retained for the next device or session. 13. While testing the device, the results of the test are displayed in the message window. 14. Click the Listen button to monitor the device activities when the device is powered and when the device is not driven with any test pattern. When a device fails the ICFT, this button can be used to check a device just like a logic analyzer. In the Listen mode, the test program simply monitors all the ticks. 15. To perform the loop test click the button Loop test. (The Loop test procedure is explained in the respective section ) 16. Clicking the Identify button identifies the device by comparing it with the devices in the library. It comes out with a list of possible devices with their identification numbers. (The Identify test procedure is explained in the respective section)
Summary
In-circuit mode of testing the devices is most widely and frequently used option for testing troubleshooting the electronic devices. This Chapter has covered all the options that need to be understood for the maximum usage of functions in V200.
III-17
III-18
Chapter IV
Introduction
The Out-Circuit testing is basically same as In-Circuit testing, except that the device is taken out of circuit while testing. The Out-Circuit Tester board must be used for this testing. This board is provided with a tiny lever operated ZIF (Zero Insertion Force) IC socket (marked as DEVICE) for easy plug-in and plug-out of device. It is provided with Loading Hybrids (one each for TTL and CMOS) to load all the pins to facilitate testing of ICs while loaded. These act as loads as well as pull-up resistors to the outputs. The appropriate loading hybrid is to be plugged in respective socket. Please do not use these loads in case if you are testing other logic families like ECL, EIA etc. In out-circuit mode, the system warns about any short detected between the pins, since there cannot be any shorts in out-circuit mode, but continues to drive the pins with their actual test pattern. Out-circuit mode is useful for checking whether the device is actually bad or not.
IV-2
Interactive QSM
IV.2 Function
This mode of testing is useful for testing devices in the received condition is good or bad. Devices for its functionality can be tested in this mode. The devices are to be plugged in into the ZIF adaptor and locked with the pin 1 of the device in the marked position. VCC and GND connection jumpers are to be placed as per the device data pin connections. The Out-Circuit board is to be used for this testing.
IV-3
When a device is reported to fail the in-circuit test, after checking the possible causes, it is always advisable to test it in out-circuit mode before declaring the device as faulty. This will confirm the device failure and help the troubleshooting to be in the right direction. Out-circuit can also be used to test any device, before it can be used in the circuit. This helps to weed out the possibility of using a faulty device during a circuit board assembly.
IV-4
Interactive QSM
Package
Select the package type to list the devices of the specified package type present in the database.
Pins
Enter the number of pins to list devices having the specified number of pins. Make the entry blank, if the no. of pins need not be matched for the current query.
Description of device
Enter the description of the device. When the Query button is clicked, devices having the specified description would be listed. Even if part of the description string is entered, the matching entries are filtered and listed. If the description need not be matched for the current query, make the entry blank.
Figure 4.6 Device List dialog box Include Aliases also in the listing
Selecting the Include Aliases button, the device list includes the device name as well as its aliases. Number of devices found Displays the total number of devices that are displayed based on the current query. Select This facility is used to add the selected device from the list displayed to the Device name in the test window. Click the left mouse button on the device number in the list shown and press select button, which automatically enter the device number into the Test window. Now you are ready to run the test.
IV-5
Close
Use this to close the dialog box.
IV.3.2 Library
You can select the library and test the devices present in the library. It is not possible for you to create a new library in WorkStation. Creating a library can only be done in IDDE. The default library in WorkStation is QMAX.
IV.3.3 Package
Select the package type of the device that is to be tested. The package type can be DIP300 or DIP600 or SIP or PLCC or SOIC, etc.
User
This facility is provided to the user to select his choice for the threshold setting to test the device. At times, the device may fail when tested using the threshold defined in the library. The devices output could be in the in-between state if the testing was done at critical threshold levels. So, it may be required to test the device using a different threshold (loosening the threshold). Selecting the User button does this option. When the User option is selected, the system prompts you to choose the threshold levels before testing the device. Normally the user defined threshold settings need not to be done for out circuit testing.
Figure 4.7 Threshold and Times Per Tick Dialog Box IV.3.5 Time per tick
Library
The test programs for each device has its drive speed defined in the database. When you select the Library option, the device is driven for testing using the speed defined in the database i.e. default drive speed.
IV-6
Interactive QSM
User
This facility is provided to the user to select his choice for the drive speed. At times, the device may fail when driven using the drive speed defined in the library. It could be due to the In-circuit configuration making the device to operate at a lower speed, or if the output pin of the device is loaded with R-C, then its response will be slower than the normal operating speed. So, it may be required to test the device using a different drive speed rather than the one defined in the library. This is done by selecting the User button in the Times per tick selection box. Any change in the Threshold or Times per tick default values will pop up customize Threshold/Time base menu and the user can select the required values accordingly then proceed with testing. Generally the time base is defined in the library for all the devices. If required only, the user has to select different time base and test the devices in out circuit.
IV.3.6 Test
Click the Test button to start testing the device.
IV-7
IV-8
Interactive QSM
Select tests
Clip Status tests Selecting this option, the loop test checks the clip status. Comparing the clip status obtained during the first time with the status obtained during the subsequent times does clip status checking and if they match they are declared pass. Actual functional testing is not done. This option is good for checking the contact between the device and the test clip.
IV-9
Functional tests Selecting this option, the system takes the clip status only once, but drives the device and tests it functionally a number of times as specified by the loop number. This option is useful in testing intermittent functional failures. Both the tests Selecting this option, the clip status is done each time before the device is functionally tested.
Unconditional loop
Check this option to perform the tests unconditionally the number of times as specified in the loop count. Checking this disables the Stop at option.
Stop when
Clip Status compares different Select this option to stop the loop test when the clip status of the device compares different. Clip Status compares same Select this option to stop the loop test when the clip status of the device compares same. Functional test fails Select this option to stop the loop test when the functional test performed on the device fails. Functional test passes Select this option to stop the loop test when the functional test performed on the device passes. Functional test compares same Select this option to stop the loop test when the functional test result performed on the device is the same as that of the result performed during the very first time. Functional test compares different Select this option to stop the loop test when the functional test result performed on the device is different as that of the result when performed during the very first time.
Loop count
Enter the number of times the device is to be tested.
Abort
Click the Abort button, to cancel the current operation.
Proceed
Click the Proceed button, to perform the loop test. While performing the loop test, when the device fails the very first time due to clock pins, the clock pin termination is performed by displaying the Clock pin termination dialog box. But, when the device passes the very first time and if the device fails in some others the
IV-10
Interactive QSM
clock pin termination option is not invoked, since all the devices testing in the loop test mode is with reference to the first device.
IV-11
This useful feature can only be used in powered condition and preferably in the in-circuit conditions. The front-end menu is organized in such a manner that the information entered helps the program in narrowing down (filtering) the devices lists for matching conditions.
Pins
Enter the total number of pins for the device to be identified.
IV-12
Interactive QSM
Figure 4.17 Devices Matching with the Footprint Message Box Check for OC/OE devices only
Check this option, if you suspect the device as an OC/OE device. Then the comparison is made only with the OC/OE devices in the library, resulting in faster and more accurate identification.
IV-13
Figure 4.19 Window Showing Tested devices Retest the previous list
Click this button to retest the previous identified device list.
IV-14
Interactive QSM
1. Click the button Identify. 2. The Identify window opens with the default options set. 3. Enter the number of pins for the device to be identified. 4. Select the package type of the device to be identified. 5. Select the library that would probably match the device to be identified. 6. Setting these options and other custom selections are to be checked and click the button Identify the unknown device. The system prompts to align clips pin 1 to devices pin1. 7. Then, the clip status of the device is displayed in the Clip Status window. The Power pins, HIZ pins, the NC pins and the float pins are clearly displayed. You can confirm the presence of the power pins from the clip status, before proceeding further. (Figure 4.20)
IV-15
Figure 4.23 Set parameters dialog box 10. Now the Set parameters dialog box (Figure 4.23) is displayed. By default, the devices
are tested with the system library time base and threshold settings. For testing if you would like to define your own time base and threshold settings this dialog box will lead you to edit palette and drive speed. This is normally done when the devices are not identified with the default settings otherwise you can click Use Default. 11. In case of OC/OE devices, the user has the option of using pull-up/pull-down feature respectively, to test the devices. 12. The device is checked and the result is displayed in the List of identified devices dialog box as shown in the above figure.
IV-16
Interactive QSM
The device will be tested as per the selections made above and the passed list of devices will be listed out. Hence you can see the device for which the result tested is passed and this is the identified device. Click the Retest the previous list to retest the previous identified device list if you have any doubt to recheck.
IV-17
Otherwise the default options will be made through for all device testing. You can make various preferences before the testing begins. This facilitates the use of full control of software for different options.
IV-18
Interactive QSM
button can be used to check a device just like a logic analyzer. In the Listen mode, the test program simply monitors all the ticks. 17. To perform the loop test click the button Loop test. 18. Clicking the Identify button identifies the device by comparing it with the devices in the library. It comes out with a list of possible devices with their identification numbers.
Summary
Out-circuit mode of testing the devices is used for testing and troubleshooting the ICs in out-circuit conditions. Plugging in the Out circuit Board can test number of ICs. This Chapter has covered all the options that need to be understood for the usage of the functions in V200.
IV-19
IV-20
Chapter V
Interactive QSM
Introduction
V.1 QSM Concept
A sine wave of selected amplitude, frequency and cycle count is injected into a circuit node. The resultant current flowing into the circuit with respect to amplitude is plotted as a trace. This trace reflects the electrical characteristics of the node or terminal under test. The VITrace test, although indicates a Voltage versus Current trace, can also be programmed to show the voltage trace against impedance (V/Z) or time (V/T). V200 uses a technique called QSM VI-Trace for testing the devices by measuring the nodal impedance. The most important feature is the movable reference nodes. Using this the terminal characteristics between any two nodes can be determined i.e. a particular pin's trace can be determined with respect to any other pin rather than GND alone. While testing a device or board for VI, using the VI-Trace method, sine wave is fed to the node under test with reference to the GND pin. This while referring to GND pin is the normal VI-Trace test. The resultant current and voltage of the node is captured and it is used to compute the VI-Trace. VI is voltage versus current. It can be displayed graphically. QSM mode offers yet another unique VI-Traces. Here the reference pin need not be GND alone; it can be any other pin in the DUT. For e.g. VI-Trace for a 20 pin device with normal VI will take 20 VI-Traces, whereas QSM will take 20*19/2 = 190 VI-Traces. This will increase the fault coverage multiple times compared to a normal VI-Trace. The VI-Trace test, although indicates a Voltage versus Current trace, can also be programmed to show the voltage trace against impedance (V/Z) or time (V/T). These can be stored in a database for comparison against another board or for analyzing purposes. Using the VI-Trace test you can check any circuit node or a device pin for its characteristic behavior. With this test method, you can observe how a device behaves with respect to the applied voltage. You can also detect subtle degradation in device performance by analyzing the traces. A special test probe is provided to access any node or device pin on the board. You can also test the devices using the test clips. QSM will increase the fault coverage multiple times as it does not use GND alone as reference pin. It selects all combinations by changing the reference pin.
V-2
Interactive QSM
V-3
V-4
Interactive QSM
Format
The log can be displayed in either of the two formats, namely Short and Verbose. When the option short is selected, the contents of the log file are given in short. When the option verbose is selected, the contents of the log file are in detail. When the log is off, the test results are not logged into the file. In the Short mode only failure analysis reports and the Device / Board Pass or Fail status will be reported. In Verbose apart from the analysis report, each pin failure report is included in the Log.
DRC check
When this option is On then the DRC check is performed.
Detect Links
Checking this option will confirm the Links obtained in regular probing of Pins. Link confirmation shall be selected / deselected in Learn Mode. The same thing will apply to Verify and Test mode, where the mode at Learnt is followed. Link confirmation will be useful to avoid terming as short, any Low impedance point such as between Power Points or in case of reactive impedance loads. The UUT Learn function is a very useful feature provided in the interactive QSM mode. This feature is especially useful to test individual devices, because the complete testing of the device including tracing links, detecting shorts or opens, tracing the nodal characteristics etc. are done in one shot. Clicking the UUT Learn button start learning the device under test for all the above mentioned characteristics for all the pins of the device and the Reference pin can be changed and relearned for the check. Click on UUT Learn button Click this button to proceed further. It scans the device for open pins and the links present within the device. The open and short pins are displayed in the result box and the links / HIZ are displayed in the clip window. The UUT Compare function is useful in comparing devices for the learnt signatures. instantaneously. The characteristics of a good device learnt and tested with that of the suspected device being trouble-shooted.
V-5
Connectivity
The same device can be compared against the previous learnt data Online comparison Using two clips the device data can be compared Comparison Options Mode Linear Non Linear Error % Trace Comparison Tolerance Enter the % of tolerance (in the Device Compare mode) whether the comparison is done allowing some % tolerance.
V-6
Interactive QSM
UUT Info
Enter library, device name, total pins, Pin Number and reference Pin values.
Device Name
Specify the name of the device that is to be tested.
Test Points
Enter the total number of pins for the device you are about to test. You can vary the total pins using the increment / decrement buttons. If the Device entered is found in library, the system will automatically enter the Total Pins while starting Interactive or other UUT Learn and compare modes.
Patterns
Default Qmax patterns which are generated and calibrated will be loaded for easy selection of available patterns for testing. If user wants to create new patterns he/she can select New button and follow the further screen menus. New button selection will open pattern pop up menu for selecting any pattern and name the pattern as the user desires. After this select the Number of cycles and other selective parameter as shown in the figure which is explained below:
V-7
V-8
Interactive QSM
V-9
Connectivity
Select the Clip type, Probe type, fixture sub-window. Select the Probe& Ref channels by the drop down button
Probe(s)
Probe1 & Ref1 Selecting Probe1&Ref1 makes the mode of testing to be Probe and selects the flying probe as PROBE1 with Ref1.
V-10
Interactive QSM
Probe 2 & Ref2 Selecting Probe2&Ref2 makes the mode of testing to be Probe and selects the flying probe as PROBE2 with Ref2. After entering the relevant values required for testing the board, press the Start button.
Trace Mode
Select trace Mode whether VI, VT OR VZ.
Figure 5.19 Trace Mode select Box Select whether Dual trace is required or not.
Trace Modes
V-I Selecting V-I, displays the waveform as Voltage plotted against Current. The display type can be changed while performing the test.
V-11
V-T Selecting V-T, displays the waveform as Voltage plotted against Time. The display type can be changed while performing the test. V-Z Selecting V-Z, displays the waveform as Voltage plotted against Impedance. The display type can be changed while performing the test. Start Click the Start button to start testing interactively. Stop Click the Stop button to stop testing interactively. Hence any component in PCB can be checked for its nodal impedance and characteristics in the PCB. Also two components, which are similar in circuitry, can be compared for its traces in the PCB. Thus QSM makes testing of components an easy and immediate result oriented procedure.
Traces Stored
Displays the number of traces that are stored. A maximum of 4 traces can be stored. In the traces window right click of the mouse opens up Store /Remove button for selection. Select the options accordingly and the traces stored will be updated as per the selection. Store Clicking the Store button, stores the current trace that is being tested interactively. Remove Click the Remove button to remove the trace that is stored.
V-12
Interactive QSM
9. Check the Show Trace option, to show each and every trace. 10. The pin is tested with respect to the reference pin that is set. In the interactive mode, the device is learnt with fixed reference only. 11. Click the Stop Interactive button, to stop learning the trace interactively. 12. To store a trace, click the Store button. You can store as many as 4 traces. Once a trace has been stored, you cannot change the comparison type (linear, non-linear or error%). This is enabled again, only when all the stored traces are removed. 13. To remove the stored trace, click the Remove button. The total number of traces stored are also displayed 14. Once the device is tested, the result is displayed in the interactive window. 15. To quit the interactive mode, click the button Close.
Summary
This chapter explained the use of QSM traces usage and how to use effectively to troubleshoot the PCB. The use of various options for different applications also explained in a clear manner.
V-13
V-14
Chapter VI
Measurements
Introduction
This chapter describes the details of the procedures used to measure parameters such as Resistance(R), Capacitance(C), Voltage (V), Inductance (L), and Frequency (F) in the Interactive Workstation Window, using this tester.
VI.2
Measurements
VI.2 Resistance
Fig.6.4 Resistance measurement window The device under test is to be entered for its base number and the default details of the device will be updated from Library. If the base number of the device is not known clearly then select Device List Query button, next to it, and as per the devices found in the library select the appropriate device and the field will be updated.
VI.3
Click select Pin combinations button to get the pins selection for the reference and the pin measurement to be done. If any change in the package of the device under test, the query dialog box will be opened with all the devices in Library listed out. Select the appropriate device and click OK.
VI.4
Measurements
Moving reference
Moving reference pin is for checking the values from the reference pin to other pins in the forward direction or with cross-reference. Select the appropriate reference pin and types of combination for which the value is to be measured. Choosing the correct pin combinations click OK. The test points and ref points will be updated and the tester is now ready to measure the values. Learn Click Learn button to start learning all the pin combinations selected and the values will be displayed in the Exp Value column. On checking multiple times the Tolerance can be set in to have the error of approximation for the learnt value . The Set tolerance pop up window is illustrated below. Select the tolerance Information for the device under test as required and enter the tolerance required in percentage, Envelope value min-max, or range within values.
VI.5
VI.6
Measurements
The Selected pin combination displayed with double arrow in the screen will be measured and displayed its current value for reference. The value displayed may be cross checked with the value in the actual column for the learnt and tested value. Whenever the start button is clicked, the instantaneous value of resistance across the terminals of probe and reference is measured and displayed.
Start
Click on the Start button to measure the resistance. The instantaneous value obtained will be displayed.
Stop
Stop button is to be used as soon as the measurement is over. This brings an end to the measurement operation using the tester.
VI.7
Number of Samples to average This check box is provided to average the result value obtained from the device for the pins measured and the number of times the samples to be averaged is to be entered and the result will be displayed accordingly. The values displayed will be the averaged as in the check box and the default is one sample average.
VI.3 Capacitance
The capacitance icon in the interactive workstation window is shown in the Figure 6.8. When this icon is clicked the capacitance window will be invoked.
VI.8
Measurements
VI.9
VI.10
Measurements
Select the tolerance Information for the device under test as required and enter the tolerance required in percentage, Envelope value min-max, or range within values. This can be selected for the pin displayed or for remaining pins in the device under test or for all pins combinations selected. Enter OK once concluded with tolerance ranges.
Verify the values learnt are ok by doing once Learn. Test Now Test the device under test for the measured values with tolerance set in. Once the test runs the Actual value column will be filled with the values read. Applied tolerance for each pin value and the actual value read is displayed with the result whether the value is within or out of tolerance. The Green color value means the pass and red color means fail. Also the overall result is updated for Pass or Fail as per the tolerance set in. The same procedure may be applied with fixtures and Probes Any channels provided in the tester can be used to connect the terminals of the capacitance using clips or Out Circuit Board Adaptor. Export The values measured in a device under test can thus be exported using this button to any of the application for which the tester is being used. Interactive Mode When the device under test is connected with the concerned clips, fixture or Probes the value can be read instantaneously using this mode . The Selected pin combination displayed with double arrow in the screen will be measured and displayed its current value for reference. The value displayed may be crosschecked with the value in the actual column for the learnt and tested value. Whenever the start button is clicked, the instantaneous value of resistance across the terminals of probe and reference selected, is measured and displayed.
Start
Click on the Start button to measure the resistance. The instantaneous value obtained will be displayed.
Stop
Stop button is to be used as soon as the measurement is over. This brings an end to the measurement operation using the tester.
VI.11
Stability Check
Calibrate
This button is provided for calibrating the measurement before measuring any unknown value. In Capacitance measurement the calibrate button is provided to do calibration if required Normally, this is performed before learning any values and the calibration provides any undue errors in the initial set value will be corrected Automatic calibration menu will be displayed if any change in the reference value is more then the limit. You need not do any calibration at the time of testing. Number of Samples to average This check box is provided to average the result value obtained from the device for the pins measured and the number of times the samples to be averaged is to be entered and the result will be displayed accordingly. The values displayed will be the averaged as in the check box and the default is one sample average.
VI.4 Voltage
The Voltage icon in the interactive workstation is shown in the Figure. The measured voltage is displayed using the unit volts. To measure DC voltages while testing a PCB or any other electronic circuitry, this feature is provided. Voltages upto 25 volts maximum can be measured. In the Interactive WorkStation window, select the voltage (V) icon for measuring the voltage. The voltage measurement window opens as shown below in figure
VI.12
Measurements
VI.13
Fixed Reference
Select the pin which is the reference and the values are measured with respect to this pin only.
Moving reference
Moving reference pin is for checking the values from the reference pin to other pins in the forward direction or with cross-reference. Select the appropriate reference pin and types of combination for which the value is to be measured. Choosing the correct pin combinations click OK. The test points and ref points will be updated and the tester is now ready to measure the values . Learn Click Learn button to start learning all the pin combinations selected and the values will be displayed in the Exp Value column. On checking multiple times the Tolerance can be set in to have the error of approximation for the learnt value . The Set tolerance pop up window is illustrated below
VI.14
Measurements
VI.15
VI.5 Inductance
The inductance icon is shown in the Figure 6.13. When the inductance icon in the Interactive Workstation window (Figure 6.14) is clicked the inductance window opens.
VI.16
Measurements
Figure 6.21 Query Dialog window For Unknown devices enter the total test points which is the total pins in the device under test.
Press Update and the pin combination data will be updated as per the total pins entered. Connectivity Select the appropriate clip, fixture or Probes to be used to make connectivity to the device under test with the tester. For devices Clip is to be selected and the clips available in the list can be selected. For custom applications the newly made fixture if any can be selected for the device under test. Probes and references can be selected if any measurement to be done using the same. The clips, Probes and fixtures once thus made physically if entered in the list then the same can be utilized for measurement purposes at any point of testing.
VI.17
Fixed Reference
Select the pin which is the reference and the values are measured with respect to this pin only.
Moving reference
Moving reference pin is for checking the values from the reference pin to other pins in the forward direction or with cross reference . Select the appropriate reference pin and types of combination for which the value is to be measured. Choosing the correct pin combinations click OK. The test points and ref points will be updated and the tester is now ready to measure the values . Learn Click Learn button to start learning all the pin combinations selected and the values will be displayed in the Exp Value column. On checking multiple times the Tolerance can be set in to have the error of approximation for the learnt value . The Set tolerance pop up window is illustrated below.
VI.18
Measurements
Select the tolerance Information for the device under test as required and enter the tolerance required in percentage, Envelope value min-max, or range within values. This can be selected for the pin displayed or for remaining pins in the device under test or for all pins combinations selected. Enter OK once concluded with tolerance ranges. Verify the values learnt are ok by doing once more Learn. Test Now Test the device under test for the measured values with tolerance set in Once the test runs the Actual value column will be filled with the values read. Applied tolerance for each pin value and the actual value read is displayed with the result whether the value is within or out of tolerance. The Green color value means the pass and red color means fail. Also the overall result is updated for Pass or Fail as per the tolerance set in. The same procedure may be applied with fixtures and probes Any channels provided in the tester can be used to connect the terminals of the inductance using clips or Out circuit Board Adaptor Interactive Mode When the device under test is connected with the concerned clips, fixture or Probes the value can be read instantaneously using this mode . The Selected pin combination displayed with double arrow in the screen will be measured and displayed its current value for reference. The value displayed may be cross checked with the value in the actual column for the learnt and tested value.
Start
Click on the Start button to measure the inductance. The instantaneous value obtained will be displayed.
Stop
Stop button is to be used as soon as the measurement is over. This brings an end to the measurement operation using the tester.
VI.19
Automatic calibration menu will be displayed if any change in the reference value is more then the limit. You need not do any calibration at the time of testing
VI.6 Frequency
Frequency Jack
Check this box to enable the jack to be ready for Frequency measurement. Insert the Probe lead to attach with the Jack.
VI.20
Measurements
VI.21
Figure 6.28 Select pin combination window Choosing the correct pin click OK. The test points will be updated and the tester is now ready to measure the values . Click Learn button to start learning all the pin combinations selected and the values will be displayed in the Exp Value column. On checking multiple times the Tolerance can be set in to have the error of approximation for the learnt value . The Set tolerance pop up window is illustrated in Fig.6.29. Select the tolerance Information for the device under test as required and enter the tolerance required in percentage, Envelope value min-max, or range within values. This can be selected for the pin displayed or for remaining pins in the device under test or for all pins combinations selected. Enter OK once concluded with tolerance ranges. Verify the values learnt are ok by doing once Learn.
VI.22
Measurements
Start
When the start button is clicked, it shows the frequency of the specified probe or the test channel. Refer Figure 6.18.
Stop
When the stop button is clicked on, the processing is stopped.
VI.23
Stability Check Number of samples to be averaged can be entered and that many times the averaging will be done and the value will be displayed for stable readings.
Note:
Frequency measurement value upto 48 MHz can be measured using this tester.
Summary
Thus, the method for measuring the Resistance, Capacitance, Voltage, Frequency and Inductance has been explained briefly in this chapter.
VI.24
Chapter VII
Open/Short Test
Introduction
What is Open/Short Test
The OST Test option presented in the Interactive Main Menu is used for finding the opens / shorts present within the pins of a device/module/unit or connectors. Using Probe/Ref provided in the Front Panel of the machine or the channels provided in the connectors the Open/Short among the leads or any channel to another channel can be measured instantaneously. Custom fixtures also can be used for finding the same with the details of the fixture mapped with the tester channels..
VII.2
Open/Short Test
UUT Information
Known Device / Unknown Device
The device is to be selected for the identity. If the base number of the device is known, select Known Device otherwise select Unknown device. Known device selection will enable the Library search for checking the availability of the device.
Device Name
Specify the name of the device that is to be tested.
VII.3
Device library
Enter Device library or the software will automatically search for it from the available Library when Select Pin combination is selected.
Unknown Device
If the device under test is not in the Library or the base number of the device is not known, this selection is to be made and enter the relevant details as required.
Connectivity
Select Fixture
Fixture is custom made to test any particular device or component on board as per the requirement. The pins are to be selected as the design of the fixture.
Select Probe(s)
Select the probe and the reference points from Probe1& Ref1 or Probe 2&Ref
VII.4
Open/Short Test
Fixed Reference
Select the pin which is the reference and the values are measured with respect to this pin only.
Moving reference
Moving reference pin is for checking the values from the reference pin to other pins in the forward direction or with cross-reference. Select the appropriate reference pin and types of combination for which the value is to be measured. Choosing the correct pin combinations click OK. The test points and ref points will be updated and the tester is now ready to measure the values . Click Learn button to start learning all the pin combinations selected and the values will be displayed in the Exp Value column. Before starting learning the appropriate clips , fixtures or Probes should have been selected and ready for learning.
Voltage Range
Select the voltage range from the drop down list of values. Select the nearby value for driving into the pins of the device. Ranges are 1V, 2.5V, 5V 8V & 13V.
Source Impedance
Select the source impedance through which the voltage selected to be driven into the device under test. Impedance ranges are 50 Ohms, 200 Ohms, 1Kohm, 10Kohm & 100Kohms.
VII.5
Time Base
Select the time base the speed in which the Open Short test to be carried out Option for time base selection runs from 100nS to 200Micro Seconds in the steps of 100 nS.
Threshold
This is the resistance the user has to enter for checking the Open short between the selected Probe and Ref or Test channels selecting Clip1 or fixture. More than this value the software will declare the returned value as Open.
Interactive Mode
When the device under test is connected with the concerned clips, fixture or Probes the value can be read instantaneously using this mode . The Selected pin combination displayed with double arrow in the screen will be measured and displayed its current value for reference. The value displayed may be cross checked with the value in the actual column for the learnt and tested value.
Start
Click on the Start button to measure the Open Short. The instantaneous value obtained will be displayed.
Stop
Stop button is to be used as soon as the measurement is over. This brings an end to the measurement operation using the tester.
VII.6
Open/Short Test
Calibrate
This button is provided for calibrating the measurement before measuring any unknown value. In OST measurement the calibrate button is provided to do calibration if there are changes in the values and the stored reference value is changed. Automatic calibration menu will be displayed if any change in the reference value is more then the limit. You need not do any calibration at the time of testing.
Summary
This chapter clearly explained the usage of OST module application for the devices under test using the Open Short testing method.
VII.7
VII.8
Chapter VIII
Oscilloscope
Introduction
A brief overview of Digital Oscilloscopes
Digital oscilloscopes and waveform digitizers sample signals using a fast analog to digital converter (ADC). At evenly spaced intervals, the ADC measures the voltage levels and stores the digitized value in high-speed dedicated memory. The shorter the intervals, the faster the digitizing rates are, and hence higher signal frequency can be recorded. As the resolution of the ADC is greater, there is more sensitivity to small voltage changes. The time taken to record the values increases with more memory. With digital oscilloscopes having more memories, the benefits associated with these digital oscilloscopes are many some of which are listed below: No details are missed on the waveforms thanks to higher effective sampling rate. Permanent glitch capture without waveform distortion. Better time and frequency resolution.
Main features
12-bit resolution 8K Memory per channel High Display quality Segmentable memories with trigger point stamps Dynamic source impedance selection User-friendly interface Three channels
Selection
The oscilloscope utility can be selected by clicking the Oscilloscope icon in the Interactive workstation window.
VIII.2
Oscilloscope
Oscilloscope Options
In the Oscilloscope dialog box the control options are set for the Scope Utility. The controls settings like voltage, and offset specific to the voltage are set in the Channels group box. In the Timebase+Trigger group box, the trigger condition, and trigger modes are set and the required timebase is selected. Descriptions of the control are as follows:
Channels
To set up the trigger condition like positive edge or negative edge, with respect to channel, the Trigger button is used.
Trace ON / OFF
This group helps in switching the channels. These button controls are toggling type with ON and OFF functionality.
VIII.3
Select Channel
Multiplexed control for channel settings. This select control sets the channel that is selected.
Timebase+Trigger
The power of a digital oscilloscope in any given application depends on a combination of several features including the ability to trigger on the event of interest. In oscilloscope, we can specify a channel for triggering along with trigger voltage and trigger delay. There are different modes of operation supported by the scope utility, which are as follows:
Auto
Automatically re-arms after each sweep. If no trigger occurs, one is generated at an appropriate rate.
Normal
Re-arms after each sweep. If no trigger occurs after a reasonable length of time, the message No or Slow Trigger is displayed.
Single
Holds display after a trigger occurs. Re-arms only when the Single button is pressed again.
Stop
Stops the triggering. To restart, click Auto or Normal button.
Trigger
To set up the trigger condition like positive edge or negative edge, with respect to channel, the Trigger button is used and trigger setup panel dialog will open. Positive Edge Triggering The main objective of positive edge triggering is to lock the required transition (positive transition) after you specify the delay. The trigger selection is shown in the screen as below:
VIII.4
Oscilloscope
Timebase
Select the time base for which processing is done
Impedance
Load impedance is given for the ranges 100K Ohms, 10K Ohms, 1K Ohms, 200 Ohms, 50 Ohms and Open source for easy selection.
Volts/Division
Selects the Volts/Division for which processing is done
VIII.5
Oscilloscope Icons
The above icon window shows the possible options given for Oscilloscope Usage. BUT Power On Used to control the BUT power supply for Switching On and Off. Graphical Scale display Used to show the Graphical display of Scale in the Oscilloscope Screen. Measurement Used to select the measurement points in the waveform for display of measured values like voltage, time Period and frequency.
VIII.2 Measurements
V200 Scope uses mouse cursor for its measurements. It is possible to get different readings like voltage and time elapsed from the start of the sample. This can be done by placing the mouse cursor to the required position on the Scope screen. The voltage and time displayed corresponds to the channel selected. When the signals are triggered, the triggered delay point refers to a time of 0; points preceding this are measured as negative time base with respect to delay point. Points succeeding this are measured as positive time base. It is possible to do mathematical operations over this received waveform like measuring the voltage and time lapsed between two-cursor selections. If the received waveform is not triggered the reference is taken as the start point of the scope.
VIII.6
Oscilloscope
VIII.7
VIII.8
Chapter IX
Function Generator
Function Generator
IX.1 A brief description of Function Generator Specification:
Sine, square, pulse, ramp DC and more 3 Channels with 20 MS/s 10 MHz wave outputs 12-bit, 64K-point deep arbitrary waveform generation User definable waveform patterns Easy portability Simple mouse click operation for measurements V200 is designed to produce all the waveforms you need for the vast majority of electronics test needs up to 10 MHz. Standard outputs include Sine, Cosine, Tan, square, ramp, Triangle, and other mathematical functional waveforms, dc volts and more. When the testing of PCB requires arbitrary waveform for testing, this Function Generator simplifies the process of creating Arbitrary Waveforms and makes the measurements also easy in on-screen display. You can create an unlimited variety of unique waveforms that match your requirements and suit your application purposes. Additionally, the Graphical User Interface makes the Function Generator use easy. The vast timebase range from 100 nS to 200 Micro Seconds with 100 nS steps makes the process of creating arbitrary waveforms easy on mouse click.
IX.2
Function Generator
Follow the menus and enter the required parameters to set up your waveform, and then verify the results with graph mode using preview screen.
IX.3
Trace ON / OFF
This group helps in switching the channels. These button controls are toggling type with ON and OFF functionality.
IX.4
Function Generator
Select Channel
Multiplexed control for channel settings. This select control sets the channel that is selected.
Define Patterns
IX.5
You have to select the Amplitude, source Impedance and times per tick from their respective Drop box values. Choose the amplitude, source impedance and time per tick values given in the individual drop boxes and select 'Next'. Otherwise click on 'Abort' icon to enter a new pattern name and fresh set of values.
Next it will take you to Define pattern with Ticks per cycle and number of cycles for the waveform to be driven. The polarity of the waveform to be driven is to be selected in the checkbox provided for Unipolar or Bipolar. Now the amplitude of the waveform defined can be changed or edited if required or same value can be maintained. It is now ready to select the waveform type to be defined.
IX.6
Chapter X
X.2
Easy to implement Design For Testability (DFT) Rules. Testability report prior to PCB layout enhances DFT. Find packaging problems prior to PCB layout. Little need for test points. No need for test fixtures. More control over the test process Quickly diagnose (with high resolution) interconnect problems without writing any functional test code. Program code in flash devices. JTAG emulation and source-level debugging. Applying Boundary-Scan for Production Test Production test is an obvious area in which the use of boundary-scan yields tremendous returns. Automatic test program generation and fault diagnostics using Boundary-Scan (JTAG) software products and the lack of expensive fixturing requirements can make the entire test process very economical. For products that contain edge connectors and digital interfaces that are not visible from the boundary-scan chain, boundary-scan vendors offer a family of boundary-scan controllable I/Os that provide a low cost alternative to expensive digital pin electronics.
X.3
Open the Interactive Workstation window. On the top of the Interactive Workstation window, click on Boundary Scan Test icon.
Click on BST opens up the Configuration Popup to select the Boundary Scan file to test the chip on Board. This menu is having BOM list and Net list of the PCB to be entered. If these are available in files , the corresponding files may be open up. The files of Boundary Scan devices in a PCB stored in the location can be included now in the Detect Scan Path menu.
X.4
The items selected may be asked to run for all the possible tests and detect Scan path. Using this Boundary Scan the JTAG may be connected with the Boundary Scan Pod and the chips are tested for the Static characteristics. Select Learn now to test the PCB components, which are Boundary Scan compliant. The possible tests will run and the result window will be updated accordingly.
Figure 10.1 BST Main Screen Click Detect Scan path button to learn and identify the devices on Board. All the Boundary Scan devices will be detected and listed out as shown. Even the devices on BYPASS also will be listed out. Select the Location and the devices listed out will be in terms of the sequence the Board is learnt. Enter the locations of the device as per the PCB layout. Thus in the locations enter the location label accordingly for all the devices in the Board.
X.5
Figure 10.2 Detect Scan Path Screen When the Board is learnt the Interface Pod and the connector in the front panel ATE integrity check is carried out internally. When the check fails the following pop up window will display the failure of cable, Power supply, Scan chain in the PCB.
Figure 10.3 Power Cable Problem As shown below the locations column will be filled up with the exact label like U1, U2 etc.,
X.6
Select the appropriate device on board. Double click on the device column for each the BSDL file location will be popped up. Select the correct file and open.
Figure 10.6 Including BSDL files The file-opening menu for the BSDL loaded in the system is shown above.
X.7
Figure 10.7 Package Selecting When the selection and entering the details for all the components studied is completed click Load button so as to load the programs compiled using all the above entered devices. The process of making the drive pattern is made fully automatic. No process running can be seen in the front end. As soon as the Load is pressed the file generated in the software will be ready to be driven into the Board under test.
Figure 10.8 Window After Load is pressed Once the program is ready select the Learn button to see the connectivitys in the Board Under Test. The Learnt data will be displayed with the Nets information and the Stuck at One and Zero nodes total number. If the Net list of the Board Under Test is available the analysis can be done.
X.8
Figure 10.9 Learn Completed Screen The list of Nets with the interconnectivity will be displayed and the details can be stored in the database for further reference.
Figure 10.10 Result Window Once the learnt data is correct then the same database will be used to compare for any number of boards. When testing the Board click compare button and the result will be displayed in no time with the list of Open/short Nodes in the PCB.
X.9
X.10
Device List and the details are shown for the items in the library as shown below.
Figure 10.13 Device List Window Some components entered in the BOM list and the sample is shown below.
X.11
All the marked pins can be cleared by selecting Clear mark Button for all pins. Filtering of nodes by component and all components including Edge connector details is easy to complete the net information of the PCB under program development.
Figure 10.15 Net List Window This net list names and numbers used in the BOM and Net List only will be displayed in the Guided Probe Technique to display the faulty area and components. Hence care must be given to give the correct name and numbers so as to avoid confusion in the later stages. Open the Project When the file is to be opened for BSDL files the list can be attached in a selected file as shown below for example.
Figure 10.16
X.12
Figure 10.17
Summary
The Boundary Scan test is done for the entire boundary scans chips on board using scan path and the identification of faults in the chips is resulted.
X.13
Chapter XI
Test Sequencer
Test Sequencer
Introduction
Test Sequencer is used for sequencing of multiple tests with conditional branching, messaging, user prompting, external triggering and external handshake. Board level testing using combination of ICFT, QSM-VI, Measurements, Card edge test, Boundary Scan Test etc., can be done in one test program through this Sequencer. The main purpose of test Sequencer is to guide for effective sequencing of Operations to be performed in the PCB/module to repair and rectify the fault at ease of use. It has been simplified to greater extent to make the sequences through User Interface and hence the data entry is easy. Test Sequencer is used to generate a sequence of tests such as: Open/short Testing. Device In-Circuit /Out-Circuit testing. In-Circuit measurements for Inductance, Capacitance, Resistance, Voltage & Frequency. Functional Testing of PCB/Module through Card Edge connectors. Boundary Scan Testing of Boundary Scan compliant devices on Board. User Prompting while repairing the Boards. External Inputs, in port and out port facilities for easy transferability. Delay in programming of execution for testing specific modules. Etc., One time sequencing of tests to be performed for Lifetime running on similar Boards for effective repair and maintenance. Tagging of components in PCB and Schematic made through mouse click Tagging of Layout for component identity through testing Association of all documents like data files etc., in one folder for ease of reference
XI.1 How to: Starting the Test Sequencer Opening the Test Sequencer Program
There are two ways you can open the Test Sequencer programs in windows environment. You can select the Test Sequencer program from your Programs menu. Or, you can double click the Test Sequencer shortcut icon in your desktop. To open the Test sequencer 1. To start the Test sequencer program, click on the Start button, and point to Programs.
XI.2
Test Sequencer
2. Point to the folder named Qmax and then click on the Test Sequencer icon in the Test Director II sub-folder.
Figure 11- 1 Starting the Test Sequencer program window 3. Alternatively, to start the Test Sequencer program you can double-click on the Test Sequencer icon shown below, on your desktop after installing the required Qmax Test Director II software.
Figure 11- 2 Test Sequencer Shortcut Icon 4. Click the Test Sequencer icon. The Test Sequencer window opens as shown in the figure below.
XI.3
5. Click on the Open button. A new sub-window called List of Programs opens, which prompts you to select the Project under which the program for unit under test (UUT) is to be sequenced. List of boards available in each category of Project is displayed under for selection. Select any Board program is to be edited and click open to enter the details. If it is required to create new Programs for any PCB under test select New and it will open the list of stages of entering the Board details including the associated files and documents.
6. Clicking on New or Open button in the List of Programs sub-window opens a new subwindow called Board Sequencing stages window.
7. Select the stages one by one from the Board details and enter the relevant details as
required through User Interface.
XI.4
Test Sequencer
XI.5
PCB Layout file is also included to tag the components for testing and reference if available. Schematic diagram of the PCB can also be included to tag the node under test of reference to guide. This will give the full details of the PCB under program development.
Figure 11- 8 BoM List Details Window Enter the package type whether it is a DIP, SIP, PLCC, and SOIC etc. and also enter the device family TTL, CMOS, EIA, ECL etc., Any pins of the component to be customized also can be done through this window
XI.6
Test Sequencer
Figure 11- 9 Customize Pin Window For the pins, which required to be customized for testing or for reference, the Edit pin Aliases is provided. The details of the pin and aliases will be referred as entered here thereafter.
XI.7
Figure 11- 10 Net List Details Window Statistics window provides all the information entered through this interface. The Defined nets can be renamed or net names can be given at any point of time for edit and use. All the marked pins can be cleared by selecting Clear mark Button for all pins. Filtering of nodes by component and all components including Edge connector details is easy to complete the net information of the PCB under program development. This net list names and numbers used in the BOM and Net List only will be displayed in the Guided Probe Technique to display the faulty area and components. Hence care must be given to give the correct name and numbers so as to avoid confusion in the later stages.
XI.8
Test Sequencer
Figure 11- 11 Edge Connector Details Window The input or output type and the related net information is to be added for the nets under consideration.
Fixture definition
A fixture is used to connect the PCB under test and the Tester channels for carrying out the testing. Any fixtures can be defined and be made available to the user at the time of testing. These fixtures can be named as per the design and simple descriptions can be entered for easy identification for future reference. Click Select Fixture button. A new window called Fixture list opens which lists the name and a brief description of the fixture to be defined.
XI.9
To enter a new fixture into the Fixture List table, click New button in the Fixture List window. A window opens which prompts you to enter the name and description of the new fixture. The description entered can be simple and unique to identify the fixture in future use.
Figure 11- 13 Fixture Details Window Click the OK button after you have entered the relevant details. After you have entered the fixture name and its brief description, select the given fixture from the fixture list and click Edit button. Clicking Edit button opens a new window called (Fixture) Unit Information, which lists Unit Details, Channel Map Mode and Direction.
XI.10
Test Sequencer
Unit Details
Select from the drop down the connector related to the program under development. All test ports available as per the connector definition entered in the BOM list will be dropped out. Select all pins or required pins and you can select the channel to start with for mapping with ATE channels. Also automap channels facility may be used to map all the channels of the test port to the ATE channels. Assign button is used to map any alternative channel to any of the test ports to specific ATE channels. Automap channels will select and assign the channels in sequence as per the number of channels available in the ATE machine. Using Rename button any channel mapped can be reassigned and renamed for the programmer use.
Alternate
This checkbox assigns alternate channels to the test port pin numbers from the start channel number.
Package Specific This is used to assign the channels as per the custom package designed and used for selective PCBs for assigning channel mapping. Direction
Forward This assigns the channels running in forward mode from the start channel number selected. Reverse This assigns the channels running in reverse mode from the start channel number selected.
XI.11
Import
If any fixture already available in the list and it can be reused here in programming for other PCBs the same can be selected and imported to this program.
Cancel
If this channel map is to be cancelled and to be redone click Cancel and select edit to comeback to this window.
OK
Select OK to complete channel mapping for the desired fixture . Again here as in the case of Clips and Probes the user can select auto-map channels or assign the channels in the Fixture as per the requirement to the channels in the Tester. With the entry of the all the details required for Fixture identification and database the Fixture entry data is completed
Clip Definition
For in-circuit testing of components /devices on board, clips and probes are to be selected and used for testing. Standard Clips and its definitions are already loaded in the software. Only for creating any new clip to be used is to be edited and entered in the new name as required. Click the clip Definition button. This is to introduce any new clip patterns are to be entered in the Library or the default clips and probes supplied along with the equipment will be selected.
Figure 11- 16 List of available clips window Click on the New button in List of Available clips sub-window. A new sub-window called New Package opens which prompts you to enter the name and a brief description of the new clip to be included in the database. This name and description is for the user to identify and follow up for future reference. Hence simple name and descriptions may be entered.
XI.12
Test Sequencer
Figure 11- 17 New Package Window On entering the Name and Description of the Clip, click ok. This new clip is now entered in the Clips database to select for further testing and editing at any time. If any clip information is to be edited for corrected usage selection of the Edit button will guide the programmer further. Click the Edit Button. The complete details of the clip to be used for testing the Board Under test will be prompted. Enter all the relevant data in each check box and the Tester channels are to be mapped with the clip to be used.
Clip Type
Select the clip type to be used from the drop down list.
Count
The total number of channels used in the selected clip is displayed. For New clips the number of channels required to be entered.
Start Channel
Start channel number is to be selected using drop down list to map the channel for the ATE channels. Mapping Channels For this the options given are Automap or Assign by yourself for the pins in the clip and the channels in the Tester are to be mapped. AutoMap Automap assigns the channels as per the Clip Type is entered. Default all the clip types provided are in the List and it will be selected and channels will be auto- mapped. It will be displayed for your confirmation. Remove If any required clip pins are to be removed or if the mapping is not correct the user can select Remove and remove the contents.
XI.13
Figure 11- 18 Clip Information Window Assign If any required type of channel mapping is to be done, user has his choice of selecting Assign Button and each pin in the clip can be mapped to the tester. If it is correct and confirmed as per the wiring in the clip, click OK and the clip information is stored in the Database. After entering the clip type, count number and start channel, click on OK button In the List of available clips sub-window, select the device, which you would like to remove by clicking on Delete button. You will be alerted by the question asking you to delete the particular Clip in question. Click Yes to delete otherwise click on No button.
Figure 11- 19 Clip Delete Window After choosing all the relevant values for the particular Clip, click OK button to select the Clip for further testing.
Learn
Sequence Table will be opened with empty label and list. The Screen of the same is shown below.
XI.14
Test Sequencer
On the right hand side New button is meant for any new sequence to begin with. Click New button, Opens up Test Steps window for further programming.
Figure 11- 20 Sequence Window for Testing Sequence. The Test Steps window is shown above in figure. The Test Label is the first entry. This test label can be followed with the user definable identifications or simply 1,2,3, etc., Even more precise user can type T1 meant for Test 1 T2 for Test2 etc., Once the sequence started with this label it follows the numbers automatically. Next is Location of the components/devices in the board under test. As per the data already entered the components will be dropped out in the check box and the user can select the required item as the first or second etc., and the corresponding device name can be checked then and there. Associated data total pins of the component selected also can be checked here for correctness.
XI.15
Next, the type of test is selected from the Test Type Check box. All the possible test types available in the Test Director II will be dropped out on selection of the test box. The appropriate test can be selected and the dropped and the device are now sequenced for this test type. Now the conditional branching is exhibited to the user for On Pass what to test or On Fail what to test. On Pass check box On Fail Check box is provided for this purpose. As per the number of components entered so far, the Steps will be automatically generated and the user has to select the step what is required to be positioned at what test. Default the number goes in sequence. It is recommended that the other entries are made first and the total steps involved is seen then finally the conditional branching may be selected for finalizing the program. Next is the Property / Value table for important messaging on testing the components. The simple messages like Pass Fail and repeat and confirm action may be typed for each component/device and for each test. On testing of these devices these messages will be popped out for ease of use and confirming the correct device is tested. Likewise all the tests for the components in the Board are to be selected and entered in the Sequence. Finally the sequence is default one after another number wise and it can be changed if required to do so. Now the table is looking like with all the data entered and the PCB is about to be learned for the tests declared. The Software will automatically select the type of tests selected and the respective application will be opened by the Software and will guide the operator to learn the device/component using the clips and probes selected earlier. The user has to go as per the sequence follows up or as per his requirement as Setup Options are given to select the Sequencing as Manual or as the case may be. However it is to cross verify the tests performed on the component and devices are correct then and there by doing verification. For this verify options are given in each application. On getting the Device Verification Same display in the Result Window, it is confirmed the test for Learn performed by the Programmer is correct. If it varies please check for once again the connectivity between the device and clip and the tester that is getting the input from the device. On confirmation the signature from the device is stored in the program. Next to select any other device or the sequence, the next application is displayed readily and the programmer is to be ready for learning the next device.
Figure 11-22 Test Steps Location of component Likewise all the tests are carried out and the Status column in the Test Sequence Table is to be filled with Learnt data from the earlier Unlearnt data. This ensures the PCB is learned
XI.16
Test Sequencer
for all the components/devices as per the sequencing. Now the sequencing is ready to run for years at any time. Once the sequence is completed the user can think about the change of steps as per the requirement and the corresponding steps can be moved up or down using the Move Up and Move Down Buttons provided.
Figure 11- 23 Test Steps Test type selection Once it is done for all the components and devices the program can be saved in the PC. Now the program is ready for testing.
XI.17
This saves the board under preparation for Sequencer and now is ready for sequencing the components for test.
Figure 11- 26 Test Sequencer Test run and tested It is experienced by many that while testing the PCB/Unit/Module the location of the components/devices are really cumbersome to identify quickly. Even experienced personnel find it difficult at times to identify the devices on board due to many reasons like non-availability of Legend, Legend is not clear, Legend is beneath the component etc., It is felt by Qmax to introduce the Physical view of the PCB under test to avoid confusion while testing. With the available Layout diagram or digital Camera, the photograph of the PCB is taken and converted to JPG format with 1000/800 pixels resolution the image can be tagged for the components /devices for ease of use. Not only is the facility that is required here but also the advantage is to reduce human errors on testing similar components like three numbers of same IC s on a same board but on different locations. Last but not the least it is bringing out the functionality differences as per the locations of components on board.
In the tagging view, the node level list components may be double clicked and confirm the locations of the components tagged for the entire board. It is recommended to have the image of the PCB under the folder Test Director II for future reference. Also when copying the Board Programs the image also will be copied otherwise the user has to copy the image file once again when the program is transferred to another PC or platform. After selecting the file of the PCB image, click Open. Include other images like Layout , Schematic or Board Preview Photo image of the PCB under programming. Finally click Done button. The software takes you to the tagging window whereby the components /devices are to be tagged for easy reference and identification while testing. Component entity Node level window opens to select each component.
XI.18
Test Sequencer
Figure 11- 27 Components in the PCB tagged For tagging follow the steps for each device: Keep the cursor onto the component, which is to be tagged. Drag the cursor so as to cover the entire component. A new window Entity Name will be popped up. Select the component, which is under tagging now. All the components, which are entered in the Devices List, will be dropped out for selection. On selecting the correct component, click OK This completes the tagging of one component. Likewise all the components or the required components are to be tagged. Once all the components are selected further tagging is not possible since no entity will be left out. The software will not allow further for any tagging. Under the entity the selected components nodes will be displayed in the Pins column. Select the appropriate pins required to be tagged in the component tagged already. This will enhance the help of identifying the pins during testing . Once the tagging is over press save icon.
XI.19
Figure 11- 29 Results of Tagging the components The components entered so far are the ones to be sequenced for various tests to be performed.
XI.20
Test Sequencer
Figure 11- 30 component node tagged view Select Close icon to proceed further. Thus Sequence of the tests to be performed in the PCB under test is ready now for learning. One by one learn the results of each tests and the database is automatically stored and the status will be seemed as learnt from Unlearnt. The key point to be remembered is that the learnt responses only will be compared in Testing the PCB and hence the learning is to be proper.
Test
On closing the learn mode the software will take the programmer to the front screen to select Test mode for testing the PCB under programming. Now it is to be understood that the data cannot be altered. Only the tests will run as per the sequence ordered and Pass Fail results will be displayed for each test. It is customary to have one or two tests for each device/component and confirm that they are passing before finalizing the program. When all the tests in the Sequence in the Board Program are completed and the result is Pass for the entire Board the PCB is assumed to be OK. In the Result analysis, Pie chart is provided for declaring the status of the Board under test instantaneously. Pie chart will get updated after the test is carried out and as per the result. Generally for Pass, Fail and Untested conditions the Pie chart is made. This gives the overall status of Board as per the component list and how many devices or components are tested and found Pass/Fail.
XI.21
XI.22
Test Sequencer
Figure 11- 33 Test Sequencer all tests run and results of Pie chart
XI.23
Figure 11- 35 User Prompt Message display Window Delay Delay in switching on the BUT Power Supply can be programmed before execution of any test. This is programmable in mSecs. This enables the Power Supply delay in switching for testing
Figure 11- 36 Time Delay in test Steps window It is designed to facilitate the testing of PCB can be made selective by choosing all the tests, Untested Tests or Failed tests only using the check boxes provided. This window can be selected from the Run Button drop down list. With this the PCB testing can be proceed to carryout the selected tests. This is useful while testing the PCB with the same serial number and restarting the tests with break in operation. Previous passes tests can be bypassed and untested , Failed tests may be redone.
XI.24
Test Sequencer
Close
Close will close the test or learn mode of the sequencer and will take you to the front screen to select the project for further test or edit.
Exit
Exit will close the Test Sequencer application module. Before quitting the application it is to be ensured that the all the test results are to be stored otherwise the data will be lost.
Summary
This chapter completely explained the usage of Test Sequencer package to edit and use while repairing PCB/Units.
XI.25
XI.26
Chapter XII
Introduction
XII.1 Board Test Station
Board Test Station is used for testing the boards when once the program is made in Test Sequencer. Board level testing using combination of ICFT, QSM-VI, Measurements, Card edge test, Boundary Scan Test etc., can be done in one test program through this Station. The main purpose of test Station is to guide for effective sequencing of Operations to be performed in the PCB/module to repair and rectify the fault at ease of use. Board Test Station is used to test the following tests: Open/Short Testing Device In-circuit /Out-circuit testing In-Circuit measurements for Inductance, Capacitance, Resistance, Voltage & Frequency. Functional Testing of PCB/Module through Card Edge connectors. Boundary Scan Testing of Boundary Scan compliant devices on Board. User Prompting while repairing the Boards. External Inputs and In port and out port facilities for easy transferability. Delay in programming of execution for testing specific modules. Etc., One time sequencing of tests to be performed for Lifetime running on similar Boards for effective repair and maintenance. Once the test is over the failure report of the PCB tested for further analysis.
XII.2 How to: Starting the Board Test Station Opening the board test station Program
There are two ways you can open the Board Test Station programs in windows environment. You can select the Board Test Station program from your Programs menu. Or, you can double click the Board Test Station shortcut icon in your desktop. To open the Board Test Station 1. To start the Board Test Station program, click on the Start button, and point to Programs. 2. Point to the folder named Qmax and then click on the Board Test Station icon in the Test Director II sub-folder.
XII.2
3. Created Shortcut Icon for Board Test Station to be placed on Desktop On clicking the icon the front screen of the Board Test Station will open up.
XII.3
If programs are ready for testing available click Open. On clicking Open button, the List of programs menu will open. The List of Programs window is illustrated below:
Figure 12-3 List Of Programs Window Select the board under the selected Project, which is used to test the PCB under test. Instantaneously, Board Serial Number window will open. Enter the Serial number of the PCB under test. If the number entered is correct, click OK
XII.4
Figure 12-5 Board finalize window When the same Board program is previously opened the software will ask for finalization of the Board before entering the Serial number of the PCB under test. The popup window of the same is illustrated above. The program runs on its own as per the sequence already programmed including the user prompts and other vital parameters. The user has to just use the proper clips and probes and other fixtures programmed in the sequence and test the devices one by one. Once the Sequence is ended the result Pie chart will display the net result of the PCB under test.
Figure 12-6. Board Tested with Pie chart window This application is used to test and repair the PCBs.
XII.5
More than once if the serial number of the PCB entered is same the software will ask for to continue with the previous instance or a fresh one to begin with. Enter Yes or NO accordingly which will refresh the database of the results. The result report may be printed and be used for further analysis. While testing if any component or test fails the failure report pops up. User can select the respective status for maintaining and proceed with other tests. Once the board is tested fully these components or tests can be repeated and finalize the board status.
Figure 12-7. Results Window Pie Chart The result will get updated automatically. Pie chart will bring the results in various colors as indicated Board History can be seen by results message or in histogram component wise. The results can be seen on screen with the user comments for future use. Previous comments with the status are displayed for easy reference. Histogram for this serial number of the PCB under test can be seen on screen and the analysis can be made quickly. Thus the Board test station is made useful for testing and analyzing the results of the tested PCB for analysis and making decisions for improvement.
XII.6
Summary
This chapter explains the usage of Board Test Station package to test the boards by simple means.
XII.7