Combinational Logic in VHDL
Combinational Logic in VHDL
-------------------------------------
---------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux4to1 is
Port (
a, b, c, d : in STD_LOGIC;
y : out STD_LOGIC
);
end mux4to1;
begin
process(a, b, c, d, sel)
begin
case sel is
end case;
end process;
end Behavioral;