0% found this document useful (0 votes)
10 views

CSE DLD Assignment Questions 2023-24

Uploaded by

dinesh katta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
10 views

CSE DLD Assignment Questions 2023-24

Uploaded by

dinesh katta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Assignment Problems/Questions

Course Code : 22CS101001


Course Name : DIGITAL LOGIC DESIGN
Year & Semester : I B.Tech –I Semester
Branch & Section : CSE
Regulations : MBU22
Academic Year : 23-24
Faculty member(s) : C.VENKATA SUDHAKAR
Max. Marks/Assignment: 20

Group/Roll.No’s Group/Roll.No’s Group/Roll.No’s Q. No. Problem/Question Description Marks Blooms POs


(Batch-1) (Batch-2) (Batch-1) Level
1 Design a circuit that produces a HIGH out only when all three 20
(23102A040150 (23102A040944 (23102A040372 inputs are the same level.
To To To (a) Use a truth table and K map to produce the SOP solution.
L4 PO12
23102A040159) 23102A040953) 23102A040381) (b) Use two-input XOR and other gates to find a solution.
2 (a) The given figure represents a multiplier circuit that takes 20
(23102A040160 (23102A040954 (23102A040382 two-bit binary numbers, x1 x0 and y1y0, and produces an
To To To output binary number z3z2z1z0 that is equal to the
23102A040169) 23102A040963) 23102A040391) arithmetic product of the two input numbers. Design the
logic circuit for the multiplier.

L4 PO12

(b) How can a multiplexer be used to implement a full


adder?
Group/Roll.No’s Group/Roll.No’s Group/Roll.No’s Q. No. Problem/Question Description Marks Blooms POs
(Batch-1) (Batch-2) (Batch-1) Level
3 (a) A BCD code is being transmitted to a remote receiver. 20
(23102A040170 (23102A040964 (23102A040392 The bits are A3, A2, A1, and A0, with A3 as the MSB.
To To To The receiver circuitry includes a BCD error detector
23102A040179) 23102A040973) 23102A040401) circuit that examines the received code to see if it is a
legal BCD code (i.e., ≤1001). Design this circuit to
produce a HIGH for any error condition and also design a L4 PO12
two bit BCD adder circuit.
(b) Illustrate the design of a 3-to-8 decoder using
multiplexers.
4 (a) The notation x1x0 represents a two-bit binary number that 20
(23102A040180 (23102A040974 (23102A040402 can have any value (00, 01, 10, or 11); for example, when
To To To x1 1 and x0 0, the binary number is 10, and so on.
23102A040189) 23102A040983) 23102A040411) Similarly, y1y0 represents another two-bit binary number.
Design a logic circuit, using x1, x0, y1, and y0 inputs,
whose output will be HIGH only when the two binary L4 PO12
numbers x1x0 and y1y0 are equal.
(b) Discuss the role of multiplexers in the design of a
magnitude comparator.
5 (a) Write the Boolean expression for output x in Figure (a). 20
(23102A040190 (23102A040984 (23102A040412 Determine the value of x for all possible input conditions,
To To To and list the values in a truth table. (b) Repeat for the
23102A040199) 23102A040993) 23102A040421) circuit in Figure (b).

L4
PO12

(b) Discuss the role of multiplexers in creating a decade


counter.
Group/Roll.No’s Group/Roll.No’s Group/Roll.No’s Q. No. Problem/Question Description Marks Blooms POs
(Batch-1) (Batch-2) (Batch-1) Level
6 A manufacturing plant needs to have a horn sound to signal 20
(23102A040200 (23102A040994 (23102A040422 quitting time. The horn should be activated when either of the
To To To following conditions is met:
23102A040209) 23102A041003) 23102A040431) i. It’s after 5 o’clock and all machines are shut down.
ii. It’s Friday, the production run for the day is complete, and
all machines are shut down.
Design a logic circuit that will control the horn. (Hint: Use L4 PO12
four logic input variables to represent the various conditions;
for example, input A will be HIGH only when the time of day
is 5 o’clock or later)

(23102A040210 (23102A041004 (23102A040432 7 Consider a digital thermostat in which the measured room 20
To To To temperature is converted to a digital number and applied to
23102A040222) 23102A0410015) 23102A040444) the A inputs of a comparator. The desired room temperature,
entered from a keypad, is stored in a register that is connected
to the B inputs. If the furnace should be activated to heat the
room. The furnace should continue to heat while and shut off
when. As the room cools off, the furnace should stay off L4 PO12
while and turn on again when. What digital circuit can be
used to interface a magnitude comparator to a furnace to
perform the thermostat control application described above?

You might also like