Line Differential Protection - Part 1
Line Differential Protection - Part 1
(source: DEPATISnet)
Advantages Disadvantages
• No voltage transformer (VT) needed – only CT‘s • Communication channel required
• 100% of line protected without time delays • Fast
• Suitable for: • Reliable
• (Short) cables and overhead lines • Supervision of communication channel
• Multi-ended lines (tapped lines) • No backup protection for external equipment
• In-zone transformer applications • Following lines, transformers, …
• Series compensated lines • Only „in-zone“, defined by CT locations
• No impact of parallel lines
• No impact of power swings
• All kinds of network grounding
• Sensitive for high resistive and arcing faults
• Simple relay settings
𝐼𝐴 𝐼𝐵
A B
𝐼𝑙𝑖𝑛𝑒
protected zone
87L 87L
communication link
Page 7 Unrestricted | © Siemens 2024 | SI EA
Line Differential Protection Principle
Im
𝐼𝑑𝑖𝑓𝑓 = 𝐼𝐴 + 𝐼𝐵
𝐼𝐴 𝐼𝐵
A B
𝐼𝑙𝑜𝑎𝑑
87L 87L
communication link
Page 8 Unrestricted | © Siemens 2024 | SI EA
Line Differential Protection Principle
Im
𝐼𝐴 𝐼𝐵
A B
𝐼𝑓
ext. fault
87L 87L
communication link
Page 9 Unrestricted | © Siemens 2024 | SI EA
Line Differential Protection Principle
Im
𝐼𝑑𝑖𝑓𝑓 = 𝐼𝐴 + 𝐼𝐵
𝐼𝐴 𝐼𝐵
A B
𝐼𝑓
int. fault
87L 87L
communication link
Page 10 Unrestricted | © Siemens 2024 | SI EA
Line Differential Protection Principle
Im
𝑈𝐴
𝐼𝑑𝑖𝑓𝑓 = 𝐼𝐴 + 𝐼𝐵 = 𝐼𝐶
𝐼𝐴 𝐼𝐵
A 𝑍𝐿 B
𝐼𝑙𝑖𝑛𝑒
𝐼𝐶 𝐼𝐶
𝐶 𝐶
𝑈𝐴 2 2
87L 87L
communication link
Page 11 Unrestricted | © Siemens 2024 | SI EA
Line differential protection principle
Conventional dual-slope differential characteristic
single fed fault
Dual-slope
characteristic
Idiff characteristic
• Dual-slope characteristic
m2
• m1 – covers measuring errors 𝐼𝑑𝑖𝑓𝑓 = 𝐼𝐴 + 𝐼𝐵
TRIP influence by
• m2 – covers also signal distortion
CT saturation
(low CT saturation) 𝐼𝑟𝑒𝑠𝑡 = 𝐾 ⋅ 𝐼𝐴 + 𝐼𝐵 m1
• Factor 𝐾 depends on vendor CT measuring
Idiff> STABILIZE
• Changeover setting: 𝐼𝑠𝑒𝑡 errors
Line charging
currents
Iset Irest
𝐼𝐴 𝐼𝐵
A 𝑍𝐿 B
𝐼𝑙𝑖𝑛𝑒
𝐼𝐶 𝐼𝐶
𝐶 𝐶
𝑈𝐴 2 2
87L 87L
communication link
Page 12 Unrestricted | © Siemens 2024 | SI EA
Line differential protection principle
Adaptive restrained differential characteristic – 7SD5/6/8
m=1
Idiff 7SD
• Single slope characteristic characteristic
• Fixed 45° slope TRIP
• Adaptive restraining current
(incl. measuring errors, signal distortion)
𝐼𝑑𝑖𝑓𝑓,𝑝ℎ = 𝐼𝐴,𝑝ℎ + 𝐼𝐵,𝑝ℎ Idiff> STABILIZE
𝐼𝐶 𝐼𝐶
𝐶 𝐶
𝑈𝐴 2 2
87L 87L
communication link
Page 13 Unrestricted | © Siemens 2024 | SI EA
Line differential protection principle
Phase comparison principle – 7SD80
𝐼𝐴 𝐼𝐵
A B
𝐼𝑓
Legacy technology:
Mark Mark Mark Mark t
Information “compression”
ext. fault 3ph currents → one current
Combined binary signal: Only “Marks” → no tripping
low bandwidth signal (e.g. neg. sequence
87L 87L
communication link
Small phase differences must be tolerated → setting parameter current 𝐼2 )
A 𝐼𝐴 𝐼𝐵 B
TRIP
87L 87L 𝑅
communication link
𝐼𝐴 + 𝐼𝐵 + 𝐼𝐶
D C
87L 87L
D C
87L 87L
Hardware, 7SD86,87
I/O, Modules 7SL86,87
7SX85
7SD5
7SD82 7SX82
7SL82
SIP 4
SIPROTEC 4 Compact SIPROTEC 5
Feature Set 7SD61 7SD52 7SD80 7SD82 7SD86 7SD87 7SL82 7SL86 7SL87
Number of line ends 2 2…6 2 2…6 2…6 2…6 2…6 2…6 2…6
Tripping mode, min. T.-time 3-pol., 19ms 1/3-pol., 9ms 3-pol., 21ms 3-pol., 19ms 3-pol., 9ms 1/3-pol., 9ms 3-pol., 19ms 3-pol., 9ms 1/3-pol., 9ms
Transformer on line ⚫ ⚫ – ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Comm.: direct FO 100 1) 100 1) 24 100 1) 100 1) 100 1) 100 1) 100 1) 100 1)
(max. km)
Comm.: 2-wire Cu 20 2) 20 2) 20 (internal) 20 2) 20 2) 20 2) 20 2) 20 2) 20 2)
(max. km)
Comm.: IEEE C37.94 ⚫ ⚫ – ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Comm.: G703(1/6), X.21 2) ⚫ ⚫ – ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Comm.: Diff over IP/Eth. – – – – ⚫ ⚫ – ⚫ ⚫
Inputs and Outputs 4I, 4U 4I, 4U 4I, 3U 4I, 4U 8I, 8U1) 8I, 8U1) 4I, 4U 8I, 8U1) 8I, 8U1)
(max. standard variant) 7BI, 5BO 24BI, 31BO 7BI, 9BO 11BI, 23BO 31BI, 46BO1) 31BI, 46BO1) 11BI, 23BO 31BI, 46BO1) 31BI, 46BO1)
9BI, 16BO 9BI, 16BO
Distance protection (2 in 1) – ⚫ – – – – ⚫ ⚫ ⚫
SIP 4 Compatibility NA NA – ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
1) Changeable (modular)
2) Using external communication converter
• Features
• In-zone Transformer protection
• Charging current compensation
• Remote tripping (Rx, Tx)
• Supervision functions
Page 27 Unrestricted | © Siemens 2024 | SI EA
7SD8 Line Differential Protection
General
• Current phasors are estimated from sampled current waveform using FIR filters
• Sample time and data window must not be equal at all line ends → asynchronous phasors
• Alignment of current phasors → current phasor correction → needed for Kirchhoff‘s law
• Line differential protection uses data from synchronized protection interface (with highest bandwidth)
→ Synchronization required
t
Device at
independent in both relays Station A tAA1S tAB1R
TD
send A1 A2 A3 (tAA1S,tAB1R) A4
receive B1 B2 B3(tBA1R,tBB1S) B4
• Timestamps taken with last bit TA->B TB->A
of send/received telegrams
tB
• Received messages contain
B1 B2 B3 (tBA1R,tBB1S) B4
remote timestamps send
receive A1 A2 A3 (tAA1S,tAB1R) A4
• Setting for max. tolerated channel asymmetry Δ𝑇𝑎𝑠𝑦𝑚 → restraining current component
m=1
• Single slope characteristic Idiff 7SD
characteristic
𝐼𝐴 𝐼𝐵 Irest
A 𝑍𝐿 B
𝐼𝑙𝑖𝑛𝑒
𝐼𝐶 𝐼𝐶
𝐶 𝐶
𝑈𝐴 2 2
87L 87L
communication link
• Differential current
• Restraining current calculated from sum over line ends of max. phase current CT errors and signal distortion:
CT error
1 𝐾𝑠𝑠𝑐 𝐼𝑝 /𝐼𝑝𝑟 𝐼𝑝
𝐴𝐿𝐹
load currents
𝐼𝑠,𝐶𝑇𝑒𝑟𝑟
CT error
90% 100%
𝑘𝑐ℎ𝑎𝑛𝑔𝑒𝑜𝑣𝑒𝑟 𝐼𝑝 /𝐼𝑝𝑟
𝑘𝑐ℎ𝑎𝑛𝑔𝑒𝑜𝑣𝑒𝑟
Page 37 Unrestricted | © Siemens 2024 | SI EA
7SD8 Line Differential Protection 𝐼𝑟𝑒𝑠𝑡 = 𝐼𝑡ℎ𝑟 + 𝐼𝑝ℎ,𝐶𝑇𝑒𝑟𝑟 + 𝐼𝑝ℎ,𝑆𝑖𝑔𝐷𝑖𝑠𝑡 + 𝐼𝑠𝑦𝑛𝑐
Restraining Current: CT Errors (3) 𝑛 𝑛
• Differential currents due to CT saturation and signal distortion (e.g. current harmonics)
• Transient errors
measured signal
phasor calc. out of the measured signal
deviation between the measured signal
and the calculated phasor
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11
𝑞 =𝑖⋅𝑡
i
tstart tend charge integration
Q window (5ms)
𝑞: charge
Q
𝑖: current 2,5ms
window offset
𝑡: time
𝑄𝑛 = 𝑄𝑑𝑖𝑓𝑓
𝑛
Page 43 Unrestricted | © Siemens 2024 | SI EA
7SD8 Line Differential Protection
“I-DIFF Fast 2” and “I-DIFF” Stage at Fault Inception
i(t)
1 5 9 13 invalid17
2 6 10 14 18
3 7 11 invalid
I-DIFF fast invalid 15 invalid
19
4 8 12 invalid16 20
invalid
5ms
87L 87L
• CT saturation can result in conditions where the
A B
differential current during internal fault is smaller I/A I/A
Differenzstrom
• High fault currents with saturation can result I/A
in blocking of the „I-DIFF fast“ stage Could be very large for ext. faults! t/s
Power Line
• “I-DIFF fast” stage is not fast enough
for all applications… 87L 87L
A B
I/A I/A
t/s t/s
Differenzstrom
Could be small for internal faults! I/A
t/s
t/s t/s
A B
• Not blocked for internal faults I/A I/A
t/s t/s
87L 87L
𝑆𝑙𝑜𝑎𝑑
A B
𝑅𝑓
𝐼𝐴 𝐼𝑓 𝐼𝐵
Subscribe
© Siemens 2024
Subject to changes and errors. The information given in this
document/video only contains general descriptions and/or performance
features which may not always specifically reflect those described,
or which may undergo modification in the course of further development
of the products. The requested performance features are binding only
when they are expressly agreed upon in the concluded contract.
All product designations may be trademarks or other rights of Siemens,
its affiliated companies or other companies whose use by third parties
for their own purposes could violate the rights of the respective owner.