Scribd
Upload
10 views

21ECC211L Devices Digital Lab First Pages

Uploaded by

khunkharboss3
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
10 views

21ECC211L Devices Digital Lab First Pages

Uploaded by

khunkharboss3
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

DEPARTMENT OF ELECTRONICS AND COMMUNICATION


ENGINEERING

DEVICES AND DIGITAL IC LAB (21ECC211L)

LABORATORY REPORT
(2024-2025 ODD)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

COLLEGE OF ENGINEERING AND TECHNOLOGY

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY


(Deemed to be University)
S.R.M. NAGAR, KATTANKULATHUR- 603 203,
CHENGALPATTU DISTRICT.
BONAFIDE CERTIFICATE

Register No______________________

Certified to be the bonafide record of work done by _______________________________ of

B.Tech. _______________________________ Degree programme in the practical of DEVICES

AND DIGITAL IC (21ECC211L) in SRM Institute of Science and Technology,

Kattankulathur during the academic year 2024 - 2025.

Lab in-charge Academic Advisor

Date : Date :
INDEX

Mark
Sl. Contact
No.
Title Hours
Secured
(30)

1 Characteristics Study of PN Junction Diode and Zener Diode 3

2 Construction And Verification of BJT Biasing Circuits 3

Simulation of the Applications of PN Junction Diode and Zener


3 3
Diode
Spice Simulation Study Of I-V Characteristics of Input and
4 Output Common Emitter (CE) Configurations of BJT and Output 3
and Transfer CS Configurations Of MOSFET.

5 Simulation Study of MOSFET Biasing Circuits 3

6 Implementation and Verification of Logic Gates 3

Implementation and Verification of Combinational Logic


7 3
Functions Using Standard ICs
8 Implementation and Verification of Flip-Flops and Counters 3

Implementation and Verification of Universal Shift Registers


9 3
Using IC 74194
Realization of Half Adder using Data Flow, Structural,
10 3
Behavioural Modeling, and Test Bench

Multiplexer and Demultiplexer Using Verilog HDL Data Flow


11 3
Modeling

12 Gate Level Verilog HDL Modeling of Ripple Carry Adder 3

13 Mini Project 3 /5

Lab in-charge

You might also like