Total No. of Questions : 8] SEAT No.

8
23
P1486 [Total No. of Pages : 2
[6002]-113

ic-
tat
S.E. (Electronics/Electronics & Computer/E & TC)

8s
DIGITAL CIRCUITS

1:1
(2019 Pattern) (Semester - III) (204182)

02 91
0:4
Time : 2½Hours] [Max. Marks : 70

0
31
Instructions to the candidates:
6/0 13
1) Answer Q.No.1 or Q.No.2, Q.No.3 or Q.No.4, Q.No.5 or Q.No.6, Q.No.7 or Q.No.8.
0
2) Neat diagrams must be drwan wherever necessary.
6/2
.23 GP

3) Figures to the right indicates full marks.

E

Q1) a) Explain the working of a half-adder? Draw its logic diagram. [7]
81

8
C

23
b) Implement the full subtractor using a 1 : 8 demultiplexer. [5]

ic-
c) Implement the following function using multiplexer
16

tat
f (A,B,C) = ∑m (0, 2, 4, 6). [5]
8.2

8s
OR
.24

1:1
Q2) a) Draw the logic diagram of full-adder and its truth table. [7]
91
b) Implement a full-adder using Demultiplexer. [5]
49

0:4
c) Implement the given logic function using a 4 : 1 multiplexer.
30
31

f (A,B,C) = ∑m (0, 2, 4, 6). [5]

01
02
6/2

Q3) a) For the state diagram shown in figure, obtain the state table and design
GP
6/0

the circuit using minimum number of J = K flip - flops. [8]

CE
81

8
23
.23

ic-
16

tat
8.2

8s
.24

1:1
91
49

0:4
30
31
01
02
6/2
GP

b) Explain the function of a shift register. Give its application. [5]

6/0

c) Explain with truth table the working of clocked RS flip-flop. [5]

CE

OR
81

Design a sequence generator using T FFs 0 → 1 → 7 → 4 → 2 .

.23

Q4) a) [8]
↑ |
16

b) Explain the types of shift register. [5]

8.2

c) Explain with diagram the working of D type Flip-flop. Give its truth table.[5]
.24

P.T.O.
49
 8
Q5) a) Design the clocked sequential circuit for the state diagram using JK flip

23
flop. [9]

ic-
tat
8s
1:1
02 91
0:4
0
31
6/0 13
0
6/2
.23 GP

b) Draw ASM chart for a 2 bit up-down counter having mode control input
M. [8]
E
81

8
C

23
M=1 Up counter.

ic-
M = 0 Down Center.
16

tat
OR
8.2

8s
Q6) a) Design a sequential circuit using Mealy machine for detecting the
.24

sequence......1001.......Use Jk Flip-flop. [9]

1:1
91
b) Explain in short: [8]
49

0:4
i) State Diagram.
30
31

ii) ASM chart.

01
02
6/2

Q7) a) Explain the classification of memories based on their principle of

GP
6/0

operation. [8]
CE

b) Write a short note on concept of PLA and PAL. [10]

81

8
23
.23

OR
ic-
16

tat
Q8) a) Explain with circuit diagram the dynamic MOS memory. [8]
8.2

8s

b) A combinational circuit defined by the function. [10]

.24

F1(A, B, C) = ∑ (3, 5, 6, 7) and F2(A, B, C) = ∑ (0, 2, 4, 7)

1:1
91

Implement the circuit with PLA having 3 inputs, 3 products terms and 2
49

0:4

out puts.
30
31
01
02

  
6/2
GP
6/0
CE
81
.23
16
8.2
.24

[6002]-113 2
49