Scribd
Upload
22 views

Ehsheheu

Shwhs Sheheh

Uploaded by

itadoriyuji541234
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
22 views

Ehsheheu

Shwhs Sheheh

Uploaded by

itadoriyuji541234
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 15

Q1 Write down the formula for Threshold Voltage with Body Effect 2 Marks

Thus, a “channel” of charge carriers is formed under the gate oxide between S and D, and the transistor
is “turned on.”We say the interface is “inverted.” For this reason, the channel is also called the “inversion
layer.” The value of VG for which this occurs is called the “threshold voltage,” VTH.

Q2 Write Down the formula for MOSFET transconductance in terms


of overdrive voltage and drain current. 2 Marks

Q3 Write the gain formula for Source Follower 2 Marks

Q4 write the formula for IOUT for current mirror 2 Marks

Q5 What do you mean by differential signals 2 Marks


A “single-ended” signal is defined as one that is measured with respect to a fixed potential, usually the ground . A
differential signal is defined as one that is measured between two nodes that have equal and opposite signal
excursions around a fixed potential. In the strict sense, the two nodes must also exhibit equal impedances to that
potential. The “center” potential in differential signaling is called the “common-mode” (CM) level. It is helpful to
view the CM level as the bias value of the voltages, i.e., the value in the absence of signals.
Q6 Derive MOSFET ID-VGS Characteristics. Plot its input, transfer and output characteristics as well. 10 Marks
Q7a Calculate the voltage gain of CS stage with Resistive Load with (W/L) = 10, μnCox = 100 μA/V^2,
VTH = 0.5V, λ = γ = 0, and VDD = 2V, VGS = 1.2V RD=3k ohm. 3 Marks
Q7b Explain the Folded Cascode stage in detail. 7 Marks
Q8a The output of Common Source stage with Resistive Load is feeded as input to Common
gate stage than calculate the overall gain. 3 Marks

Q8b Explain Common Source stage with Resistive Load in detail 7 Marks
Q9a Explain CS stage with source degeneration in detail. Calculate its Voltage Gain with Calculate the voltage
gain of CS stage with source degeneration with (W/L) = 50, μnCox = 20 μA/V^2, VTH = 0.5V, λ = γ = 0,
and VDD = 3V RD=3k ohm and RS=1k ohm. 7
Marks
Q9b Explain CS Amplifier with with current mirror as a load and derive its voltage gain 3 Marks
Q10 Explain Differential Amplifier in detail by deriving its Differential Voltage Gain (AV,DM) and plotting its
input-output characteristics and also plot the same with 2ISS, 2W. 10 Marks
Q11a Explain the common mode response, derive the Common Mode Voltage gain formula for Differential
Amplifier
with the help of an equivalent circuit diagram. 6 Marks

Q11b The Circuit of figure uses a resistor rather than a current source to define a tail current of 1 mA. Assume
that
(W/L) = 50, μnCox = 50 μA/V2, VTH = 0.6 V, λ = γ = 0, and VDD = 3 V. Calculate the following
(1) What is the required input CM voltage for which RSS sustains 0.5 V?
(2) Calculate RD for a differential gain of 5. 4
Marks
(3) What happens at the output if the input CM level is 50 mV higher than the value calculated in (a)

You might also like