0% found this document useful (0 votes)
7 views

Microprocessor Unit III

have variety of sums and complex theorizers

Uploaded by

Sanjai Kumar
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
7 views

Microprocessor Unit III

have variety of sums and complex theorizers

Uploaded by

Sanjai Kumar
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

Microprocessor Unit III

1.Compare memory mapped I/O and I/O mapped I/O

Ans

Basis for compression mapped I/O I/O mapped I/O

Basic treated treated as memory treated os I/O devices

Allotted address size 16bit(A0-A15) 8bit(A0-A7)

Instruction same for memory and I/O different for memory and I/O devices

Cycles involved memory read and memory write I/O read and I/O write

Efficiency Less Comparatively high

Data movement Between register and ports between accumulator and ports

operation slow comparatively fast

2.Hand shaking signals that emulate 8255 PPI-explain

Ans Mode 1 of 8255 supports handshaking with the ports programmed as either input or output mode.
We know that it is not necessary that all the time the data is transferred between two devices operating
at the same speed. So, handshaking signals are used to synchronize the data transfer between two
devices that operate at different speeds.

3. How many address lines are required for 1k memory?

Ans 1K memory typically means 1024 memory locations (since 1K = 1024).


2^n = {Number of memory locations}
2^n = 1024
Taking the logarithm (base 2) of both sides:
n = 10
So, *10 address lines* are required to address 1K (1024) memory locations.
4. Interpret BSR mode

Ans The BSR (Bit Set/Reset) mode is a feature in some microcontrollers that allows direct manipulation
of individual bits in a specific port. In BSR mode, you can set (turn to 1) or reset (turn to 0) individual bits
of a port without affecting the other bits in the same port.

This is particularly useful in embedded systems when you need to control specific pins without altering
the state of the entire port.

5.List the importance of PORT C in 8255

Ans Port C can be used as an 8-bit input/output port or as two 4-bit input/output ports or to produce
handshake signals for ports A and B.

Port C in 8255 handles control signals, supports bit manipulation, and assists in mode configuration for
Ports A and B.

6. Interpret control word for I/O mode

Ans The control word for the 8255 PPI specifies the I/O function for each port. The most significant bit
(D7) of the control word indicates whether the 8255 is in I/O mode or BSR mode:

I/O mode: If D7 is 1, the 8255 is in I/O mode.

BSR mode: If D7 is 0, the 8255 is in BSR mode.

The 8255 has three 8-bit bidirectional I/O ports: A, B, and C. The modes for each port are:

Port A: Can work in modes 0, 1, or 2.

Port B: Can work in modes 0 or 1.

7.Give the relation between the number of bits and resolution of ADC

Ans The resolution of an ADC is directly related to the number of bits (n) it has.

The resolution of the ADC is the number of bits it uses to digitize the input samples.

The resolution of an Analog-to-Digital Converter (ADC) is determined by the number of bits used to
represent the number together
8. Point out I²C bus frame format

Ans

The Point out I²C bus frame format bus frame format consists of the following elements:

1. Start Condition (S): Indicates the beginning of a communication.

2. Address Frame: 7 or 10-bit address of the slave device, followed by a read/write bit.

3. ACK/NACK Bit: Acknowledgment from the receiver (ACK) or non-acknowledgment(NACK).

4. Data Frame(s): 8-bit data transferred between the master and slave.

5. Stop Condition (P): Signals the end of communication.

This sequence ensures proper data transmission and device communication on the I²C bus.

9. Features of USB

Ans

1. Hot Swappable: Devices can be connected or disconnected without restarting the computer.

2. Plug and Pla: Automatic detection and configuration of connected devices.

3. Data Transfer Rates: Supports various speeds, including Low Speed (1.5 Mbps), Full Speed (12
Mbps), High Speed (480 Mbps), and SuperSpeed (5 Gbps or 10 Gbps).

4. Power Supply: Provides power to devices, with up to 500 mA per port for USB 2.0 and up to 900 mA
for USB 3.0.

5. Standardized Connectors: Uses a common set of connectors and cables, such as Type-A, Type-B,
and Type-C.

6. Bus Powered and Self-Powered Devices: Devices can either draw power from the USB bus or use
their own power sources.

10.State the special features on I2C?

Ans Special features of I²C include:

1. Two-Wire Interface: Uses only two lines for communication—SDA (data line) and SCL (clock line).

2. Multi-Master and Multi-Slave: Supports multiple masters and slaves on the same bus.

3.Addressing: Allows up to 127 devices on the bus with 7-bit addressing.

4.Acknowledge Mechanism: Ensures data integrity with ACK/NACK signals.

5. Clock Stretching: Enables slaves to delay the clock if they need more time to process data.
11. What is USB? Where is it used?

Ans USB (Universal Serial Bus) is a standard interface for connecting peripherals to computers. It is
used for data transfer and power supply between devices like keyboards, mouse, printers, external
drives, and more.

12.What are the four types of data transfer used in USB?

Ans USB has four transfer types depending on the data. They are called

1.Control transfer

2.Bulk transfer

3. Interrupt transfer

4.Isochronous transfer

13.Compare SPI and I²C communication

Ans

I²C SPI

It is half duplex It is full duplex

It support multi master configuration In SPI multi master configuration is not possible

In I²C bus acknowledgment at each transfer No acknowledgment

In this there are two communication SDA,SCL There are four communication MOSI,MISO,SCLK,SS

Addition of new device on this bus bus is Addition of new device on this is is easy
complex

It is more over head It is more over head and less over head

It's speed limit is 100k bits per Sec(kbps) It's speed limit is more than 1mbps
14. Interpret UART protocol

Ans UART stands for universal asynchronous receiver / transmitter and defines a protocol, or set of
rules, for exchanging serial data between two devices.

when the state on the signal line is high, it represents '1', and when the state on the signal line is low, it
represents '0'.

15. Compare RAM and ROM

Ans

RAM ROM

Temporary storage permanent storage

Stores data in MBs Stores data in GBs

Volatile Non volatile

Used in normal operation Used in startup process of computer

Writing data is faster Writing data is slower

You might also like