Scribd
Upload
17 views

Mic Project

Uploaded by

Onkar Talekar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
17 views

Mic Project

Uploaded by

Onkar Talekar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 15

BILLING IN SUPER MARKET

INDEX

Sr. No Title Page No.


1. Introduction 2
2. Diagram 3
The functional block
3. diagram of 8086 is split 4
into functional units
4. Flag Registers 6
Advantages &
5. 8
Disadvantages
6. Conclusion 9

7. Reference 10

1
BILLING IN SUPER MARKET

INTRODUCTION
The microprocessor is the main component of the computer where the
base of all upward developed processors till current processors. This course will
cover the basics of 8086 and its architecture along within instruction set,
assembly language programming with effective use of the procedure, and
macros. This course also covers architectural issues such as instruction
set programs and data types.
On top of that, the students are also introduced to the increasingly
important area of parallel organization. This subject serves as a basis to develop
hardware-related projects. This course will enable the students to
inculcate assembly language programming concepts and methodology
to solve problems.

2
BILLING IN SUPER MARKET

 Diagram:

3
BILLING IN SUPER MARKET

The functional block


diagram of 8086 is split
into functional units.
(1) Bus Interface Unit and
(2) Execution Unit They
are defined below
The functional block
diagram of 8086 is split
into functional units.
(1) Bus Interface Unit and
(2) Execution Unit They
are defined below

4
BILLING IN SUPER MARKET

The functional block


diagram of 8086 is split
into functional units.
(1) Bus Interface Unit and
(2) Execution Unit They
are defined below
The functional block
diagram of 8086 is split
into functional units.
(1) Bus Interface Unit and
(2) Execution Unit They
are defined below
 The functional block diagram of 8086 is split into functional
units:

(1) Bus Interface Unit and


5
BILLING IN SUPER MARKET

(2) Execution Unit They


are defined below.
(1) Bus Interface Unit and
(2) Execution Unit They
are defined below.
(1) Bus Interface Unit and
(2) Execution Unit They are defined below.

1. Bus Interface Unit:


Bus Interface Unit is
a gate (enhance)
interface among
peripheral

6
BILLING IN SUPER MARKET

devices and processors.


Through the bus interface
only, the processor
can transfer and obtain
data. The bus interface
unit contains.
(a) Instruction Queue
(b) Segment Registers
(c) Instruction Pointers
1. Bus Interface Unit:
Bus Interface Unit is a gate (enhance) interface among
peripheral devices and processors. Through the bus interface only, the processor
can transfer and obtain data. The bus interface unit contains.
(a) Instruction Queue
(b) Segment Registers
(c) Instruction Pointers
(b) Segment Register:
In the 8086 Processor, there are 4 phase registers. They are ES –
Extra Segment CS – Code Segment DS – Data Segment SS – Stack Segment
The most memory access of the 8086 processor is 1 MB. Each section has a few
predefined functions. In the 8086 processor, every phase has a potential of

7
BILLING IN SUPER MARKET

sixty-four KB. So the 4 segments will save 256 KB of memory places.


The remaining memory places are free and in those places, the user can
carry out every other process. These 4 phase registers will preserve the
bottom address of the corresponding section.

(c) Instruction Pointer (IP):

The instruction pointer


will deliver the
subsequent address of the
instruction to be executed.
Instruction Point can't be
used for different
purposes.
The instruction pointer will deliver the subsequent address of the
instruction to be executed. Instruction Point can't be used for different
purposes.

2. Execution Unit:
8
BILLING IN SUPER MARKET

The execution unit


contains
Control Unit
Instruction Decoders
ALU
General Purpose
Registers
Flag Registers
2. Execution Unit:
The execution unit contains Control Unit Instruction Decoders ALU
General Purpose register Flag Registers.

Address Generation:
The I/O processor can acquire data from the memory only if those data
have to is going out via the address generation.

General Purpose Registers:


AX, BX, CX, DX, SP, BP, SI, DI are General Purpose Registers.

1. AX register (Accumulator):
AX register can keep sixteen-bit data only.

2. BX register:

9
BILLING IN SUPER MARKET

BX register is the bottom register. It is used to keep the bottom


data (value).

3. CX register:
CX register is a code register (Count Register)

Address Generation:
The I/O processor can
acquire data from the
memory only if those data
have to is going out via
the address generation.
4. DX Register:
DX register is the data register. DX register is used to store data.

5. SP (Stack Pointer):
Stack Pointer maintains the top of the stack. The stack
pointer operates withinside the principle of Last In First Out (LIFO). Since
one region can store only eight-bit data, with the purpose to store sixteen-bit
data, memory places are needed. So the stack pointer will decrease via way of
means of memory places if data is taken.

6. BP (Base Pointer):

10
BILLING IN SUPER MARKET

A base pointer is used to keep the base address of the memory or


stack.

7. SI (Source Index):
Source Index is used to keep the index value of the supplied operand
for string instructions.

8. DI (Destination Index):
DI is used to maintain the index value of the destination operand for
string instructions. General cause registers are used for containing data,
intermediate results, counters, mode of address, and additionally for storing
powerful addresses.

 Flag Registers:

The 3 control flags are,


1. Trap Flag (TF)
2. Interrupt flag (IF)
3. Direction Flag (DF)

1. Trap Flag (TP):


It is used for single-step control. It lets the user execute one guidance
of program at a time for debugging. When entice flag is set, the program may
be run in unmarried step mode.

2. Interrupt Flag (IF):


It is an interrupt enable/disable flag. If it's far set, the
maskable interrupt of 8086 is enabled and if it's far reset, the
interrupt is disabled. It may be set with the aid of using executing guidance
take a seat down and may be cleared with the aid of using executing CLI
instruction.

11
BILLING IN SUPER MARKET

3. Direction Flag (DF):


It is utilized in string operation. If it's far set, string bytes are
accessed
from a better reminiscence address to decrease the memory address. When it's
far reset, the string bytes are accessed from decreased memory address to a
better memory address.

 Instruction Format:

 Symbolic Representation:

12
BILLING IN SUPER MARKET

 Advantages :
 Reusability of code
 Less usage of memory
 Development becomes easier
 Reduced development time
 Debugging and error fixing becomes easier

 Disadvantages :

 Extra code is required to integrate the procedures


 Extra time required to link the procedures
 Not efficient way to use for a small set of instructions
 Extra load on the processor

13
BILLING IN SUPER MARKET

CONCLUSION
The microprocessor is the main component of the computer where
8086 is the base of all upward developed processors till current processors. This
course will cover the basics of 8086 and its architecture along with instruction
set, assembly language programming with effective use of the procedure, and
macros. This course also covers architectural issues such as instruction
set programs and data types.

14
BILLING IN SUPER MARKET

REFERENCE
 https://www.studocu.com/in/document/government-polytechnic-nagpur/
advance-computer-networking/analyze-the-functional-block-of-8086-
microprocessors/54287389
 https://www.davuniversity.org/images/files/studymaterial/Intel%208086.pdf
 https://www.includehelp.com/embedded-system/advantages-and-
disadvantages-of-using-procedures-in-the-8086-microprocessor.aspx
 https://www.geeksforgeeks.org/architecture-of-8086/
 MSBTE Microprocessor Book.

dd

15

You might also like