0% found this document useful (0 votes)
37 views3 pages

B e Ece-69-71

Uploaded by

Sam King
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
37 views3 pages

B e Ece-69-71

Uploaded by

Sam King
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

REFERENCES :

1. Donald.A. Neamen, "Electronic Circuit Analysis and Design", Tata McGraw Hill, 3 rd
Edition, 2010.
2. D.Schilling and C.Belove, "Electronic Circuits", McGraw Hill, 3 rd Edition, 1989
3. Muhammad H.Rashid, "Power Electronics", Pearson Education / PHI , 2004.
CO’s-PO’s & PSO’s MAPPING
CO PO PO PO PO PO PO PO PO PO PO1 PO1 PO1 PSO PSO PSO
1 2 3 4 5 6 7 8 9 0 1 2 1 2 3
1 3 3 3 3 2 1 - - - - - 1 2 1 1
2 3 2 2 3 2 2 - - - - - 1 2 1 1
3 3 3 3 2 1 2 - - - - - 1 2 1 1
4 3 3 2 3 2 2 - - - - - 1 2 1 1
5 3 2 3 2 2 1 - - - - - 1 2 1 1
CO 3 3 3 3 2 2 - - - - - 1 2 1 1
1 - low, 2 - medium, 3 - high, ‘-' - no correlation

EC3351 CONTROL SYSTEMS L T PC


3 0 0 3

COURSE OBJECTIVES :

● To introduce the components and their representation of control systems


● To learn various methods for analyzing the time response, frequency response and stability of
the systems.
● To learn the various approach for the state variable analysis.

UNIT I SYSTEMS COMPONENTS AND THEIR REPRESENTATION 9


Control System: Terminology and Basic Structure-Feed forward and Feedback control theory-
Electrical and Mechanical Transfer Function Models-Block diagram Models-Signal flow graphs
models-DC and AC servo Systems-Synchronous -Multivariable control system

UNIT II TIME RESPONSE ANALYSIS 9


Transient response-steady state response-Measures of performance of the standard first order and
second order system-effect on an additional zero and an additional pole-steady error constant and
system- type number-PID control-Analytical design for PD, PI,PID control systems

UNIT III FREQUENCY RESPONSE AND SYSTEM ANALYSIS 9


Closed loop frequency response-Performance specification in frequency domain-Frequency
response of standard second order system- Bode Plot - Polar Plot- Nyquist plots-Design of
compensators using Bode plots-Cascade lead compensation-Cascade lag compensation-Cascade
lag-lead compensation

UNIT IV CONCEPTS OF STABILITY ANALYSIS 9


Concept of stability-Bounded - Input Bounded - Output stability-Routh stability criterion-Relative
stability-Root locus concept-Guidelines for sketching root locus-Nyquist stability criterion.

69
UNIT V CONTROL SYSTEM ANALYSIS USING STATE VARIABLE METHODS 9
State variable representation-Conversion of state variable models to transfer functions-Conversion
of transfer functions to state variable models-Solution of state equations-Concepts of Controllability
and Observability-Stability of linear systems-Equivalence between transfer function and state
variable representations-State variable analysis of digital control system-Digital control design using
state feedback.
TOTAL:45 PERIODS
COURSE OUTCOMES :
Upon successful completion of the course the student will be able to
CO1: Compute the transfer function of different physical systems.
CO2: Analyse the time domain specification and calculate the steady state error.
CO3: Illustrate the frequency response characteristics of open loop and closed loop system
response.
CO4: Analyse the stability using Routh and root locus techniques.
CO5: Illustrate the state space model of a physical system and discuss the concepts of sampled
data control system.

TEXT BOOK:

1. M.Gopal,“Control System – Principles and Design”, Tata McGraw Hill, 4th Edition, 2012.

REFERENCE:
1. J.Nagrath and M.Gopal, “Control System Engineering”, New Age International Publishers, 5th
Edition, 2007.
2. K.Ogata, “Modern Control Engineering”, PHI, 5th Edition, 2012.
3. S.K.Bhattacharya, “Control System Engineering”, Pearson, 3rd Edition, 2013.
4. Benjamin.C.Kuo, “Automatic Control Systems”, Prentice Hall of India, 7th Edition,1995.
CO’s-PO’s & PSO’s MAPPING
CO PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PSO1 PSO2 PSO3
1 3 3 3 2 2 2 - - - - 2 3 3 3 3
2 3 3 3 3 2 3 - - - - 2 2 3 3 3
3 3 2 3 3 2 2 - - - - 2 3 3 2 3
4 3 3 3 2 2 2 - - - - 2 2 3 3 3
5 2 2 3 3 2 3 - - - - 2 3 2 2 3
CO 3 3 3 3 2 2 - - - - 2 3 3 3 3
1 - low, 2 - medium, 3 - high, ‘-' - no correlation

EC3352 DIGITAL SYSTEMS DESIGN L T P C


3 0 2 4
COURSE OBJECTIVES :
 To present the fundamentals of digital circuits and simplification methods
 To practice the design of various combinational digital circuits using logic gates
 To bring out the analysis and design procedures for synchronous and asynchronous
Sequential circuits
 To learn integrated circuit families.
 To introduce semiconductor memories and related technology

70
UNIT I BASIC CONCEPTS 9
Review of number systems-representation-conversions, Review of Boolean algebra- theorems,
sum of product and product of sum simplification, canonical forms min term and max term,
Simplification of Boolean expressions-Karnaugh map, completely and incompletely specified
functions, Implementation of Boolean expressions using universal gates ,Tabulation methods.

UNIT II COMBINATIONAL LOGIC CIRCUITS 9


Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders,
Binary Parallel Adder – Carry look ahead Adder, BCD Adder, Magnitude Comparator, Decoder,
Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and
logic unit, Parity Generator/Checker, Seven Segment display decoder

UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS 9


Latches, Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of
clocked sequential circuits – Design - Moore/Mealy models, state minimization, state
assignment,lock - out condition circuit implementation - Counters, Ripple Counters, Ring Counters,
Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time
clock

UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS 9


Stable and Unstable states, output specifications, cycles and races, state reduction, race free
assignments, Hazards, Essential Hazards, Fundamental and Pulse mode sequential circuits,
Design of Hazard free circuits.

UNIT V LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES 9


Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL ,TTL,ECL,
CMOS - Comparison of Logic families - Implementation of combinational logic/sequential logic
design using standard ICs, PROM, PLA and PAL, basic memory, static
ROM,PROM,EPROM,EEPROM EAPROM.
45 PERIODS
PRACTICAL EXERCISES : 30 PERIODS
1. Design of adders and subtractors & code converters.
2. Design of Multiplexers & Demultiplexers.
3. Design of Encoders and Decoders.
4. Design of Magnitude Comparators
5. Design and implementation of counters using flip-flops
6. Design and implementation of shift registers.

COURSE OUTCOMES :
At the end of the course the students will be able to

CO1: Use Boolean algebra and simplification procedures relevant to digital logic.
CO2: Design various combinational digital circuits using logic gates.
CO3:Analyse and design synchronous sequential circuits.
CO4: Analyse and design asynchronous sequential circuits. .
CO5: Build logic gates and use programmable devices
TOTAL:75 PERIODS
TEXTBOOKS :
1. M. Morris Mano and Michael D. Ciletti, ‘Digital Design’, Pearson, 5th Edition, 2013.(Unit - I -
V)

71

You might also like