Scribd
Upload
9 views

AprilMay 2023

The document is an exam paper for the subject Computer Organization and Architecture. It contains 11 questions split into 2 parts - Part A with 5 marks questions and Part B with 10 marks questions covering topics like micro operations, instruction formats, data representation, parallel processing, memory mapping techniques, I/O synchronization methods, DMA, CISC vs RISC characteristics and instruction pipelining.

Uploaded by

Shiva Glenn
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
9 views

AprilMay 2023

The document is an exam paper for the subject Computer Organization and Architecture. It contains 11 questions split into 2 parts - Part A with 5 marks questions and Part B with 10 marks questions covering topics like micro operations, instruction formats, data representation, parallel processing, memory mapping techniques, I/O synchronization methods, DMA, CISC vs RISC characteristics and instruction pipelining.

Uploaded by

Shiva Glenn
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Code No: 154CH R18

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD


B. Tech II Year II Semester Examinations, April/May - 2023
COMPUTER ORGANIZATION AND ARCHITECTURE
JN
(Computer Science and Engineering - IOT)
Time: 3 Hours Max. Marks: 75

Note: i) Question paper consists of Part A, Part B.


TU
ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions.
iii) In Part B, Answer any one question from each unit. Each question carries 10 marks
and may have a, b as sub questions.
H
PART – A
(25 Marks)
U
1.a) What is a micro operation? [2]
b) Draw the block diagram of a Digital Computer. [3]
se
c) Write three address instruction format. [2]
d) Explain Dynamic microprogramming. [3]
e) Convert 41.687510 to base 2. [2]
d
f) List different Data types for data representation. [3]
g) What is parallel processing? [2]
h) What is Handshaking? [3]
pa
i) What is SISD? [2]
j) What is memory interleaving? [3]

PART – B
pe
(50 Marks)

2.a) What is meant by an instruction cycle? Describe its phases.


rs
b) Discuss in detail about shift micro-operations. [5+5]
OR
3.a) List and explain Arithmetic Micro operations.
20
b) Explain Input – Output Interrupt with an example. [5+5]

4.a) Illustrate the working of micro programmed control unit.


b) Describe the process of selecting an address for control memory? [5+5]
23
OR
5.a) Explain Mapping from instruction code to microinstruction address.
b) With the help of an example explain data manipulation instructions? [5+5]

6.a) With the help of a flow chart, explain how Booth’s multiplication algorithm works.
b) Give an example to explain arithmetic addition with signed 2’s complement. [5+5]
OR
7.a) How floating-point numbers are represented in computer system? Explain.
b) Explain about signed and unsigned numbers representation in binary. [5+5]
8.a) Differentiate between associative and set associative mapping techniques.
b) List and explain the types of I/O synchronization. [5+5]
OR
9.a) With a neat diagram, explain the concept of DMA.
JN
b) Explain the synchronous and asynchronous I/O technique. [5+5]

10.a) List and explain CISC Characteristics with an example.


b) Draw a neat sketch to explain the array processor in detail. [5+5]
TU
OR
11.a) Explain RISC Characteristics with an example.
b) With a neat diagram, explain in detail about instruction pipeline. [5+5]
H
---ooOoo---
U
se
d
pa
pe
rs
20
23

You might also like