IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 20, NO.

4, JULY 2005 857

Z-Source Inverter for Motor Drives

Fang Zheng Peng, Fellow, IEEE, Alan Joseph, Jin Wang, Student Member, IEEE, Miaosen Shen, Student Member, IEEE,
Lihua Chen, Zhiguo Pan, Student Member, IEEE, Eduardo Ortiz-Rivera, Member, IEEE, and Yi Huang

Abstract—This paper presents a Z-source inverter system and

control for general-purpose motor drives. The Z-source inverter
system employs a unique LC network in the dc link and a small
capacitor on the ac side of the diode front end. By controlling the
shoot-through duty cycle, the Z-source can produce any desired
output ac voltage, even greater than the line voltage. As a result,
the new Z-source inverter system provides ride-through capability
duringvoltage sags, reduces line harmonics, improves power factor
and reliability, and extends output voltage range. Analysis, simu- Fig. 1. Traditional variable speed drive system configuration.
lation, and experimental results will be presented to demonstrate
these new features.
Index Terms—Line harmonics, motor drives, voltage sags,
Z-source inverter.

I. INTRODUCTION

T HE TRADITIONAL general-purpose motor drive (or

adjustable speed drive—ASD) system is based on the
voltage-source inverter (V-source inverter), which consists of a
Fig. 2. Voltage sag results in dc link voltage drop and shut down.

diode rectifier front end, dc link capacitor, and inverter bridge, undesirable situation for many applications because the
as shown in Fig. 1. In order to improve power factor, either motor and drive system has to be oversized for a required
an ac inductor or dc inductor is normally used. The dc link power.
voltage is roughly equal to 1.35 times the line voltage, and 2) Voltage sags can interrupt an ASD system and shut
the V-source inverter is a buck (or step-down) converter that down critical loads and processes. Over 90% of power
can only produce an ac voltage limited by the dc link voltage. quality related problems are from momentary (typically
Because of this nature, the V-source inverter based ASD system 0.1–2 s) voltage sags of 10–50% below nominal (Fig. 2
suffers the following common limitations and problems. illustrates voltage sags). The dc capacitor in an ASD is
1) Obtainable output voltage is limited quite below the input a relatively small energy storage element, which cannot
line voltage. Fig. 1 illustrates voltages of a three-phase hold dc voltage above the operable level under such
230-V drive system. The diode rectifier fed by the 230-V voltage sags. Lack of ride-through capacity is a serious
ac line produces about 310-V dc on the dc-link, which is problem for sensitive loads driven by ASDs [1]–[6]. [6]
roughly 1.35 times the line-to-line input voltage under the details the vulnerability of a ASD and the dc voltage
assumption of heavy load and continuous “double-hump” under three-phase and two phase voltage sags. Solutions
input current for large ( 50 kW) drives that typically have been sought to boost ride-through [2]–[6]. The
have an approximately 3% of inductance on the ac or dc ASD industry provides options using flyback converter
side. For light load operation or small drives with no sig- or boost converter with energy storage or diode rectifier
nificant inductance, the line current becomes discontin- (Fig. 3) to achieve ride-through; however, these options
uous “double-pulse,” and the dc voltage is closer to 1.41 come with penalties of cost, size/weight, and complexity.
times the line-to-line input voltage (i.e., 325-V dc for a 3) Inrush and harmonic current from the diode rectifier can
230-V ac input). The inverter can only produce a max- pollute the line. Low power factor is another issue of the
imum 190-V ac in the linear modulation range given the traditional ASD system.
310-V dc under the heavy load operation when the voltage 4) Performance and reliability are compromised by the
is needed the most. For a 230-V motor, the low obtain- V-source inverter structure, because 1) miss-gating from
able output voltage significantly limits output power that EMI can cause shoot-through that leads to destruction
is proportional to the square of the voltage. This is a very of the inverter, 2) the dead time that is needed to avoid
shoot-through creates distortion and unstable operation
at low speeds, and 3) common-mode voltage causes shaft
Manuscript received April 21, 2004; revised September 17, 2004. Recom-
mended by Associate Editor J. H. R. Enslin. current and premature failures of the motor.
The authors are with the Department of Electrical and Computer Engi- A recently developed new inverter, the Z-source inverter [7],
neering, Michigan State University, East Lansing, MI 48824 USA (e-mail:
[email protected]; [email protected]). has a niche for ASD systems to overcome the aforementioned
Digital Object Identifier 10.1109/TPEL.2005.850938 problems [10]. A Z-source inverter based ASD system can:
0885-8993/$20.00 © 2005 IEEE

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.
 858 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 20, NO. 4, JULY 2005

Fig. 4. Main circuit configuration of proposed Z-source inverter ASD system.

Fig. 3. Traditional variable speed drive system utilizes a dc–dc boost converter
with energy storage or diode rectifier to provide ride-through.

1) produce any desired output ac voltage, even greater than Fig. 5. Six possible conduction intervals per fundamental cycle. Each
conduction interval is formed from a combination of one upper diode
the line voltage, regardless of the input voltage, thus re- (D ; D , or D ), one lower diode (D ; D , or D ), and one capacitor
ducing motor ratings; (C ; C , or C ).
2) provide ride-through during voltage sags without any ad-
ditional circuits;
3) improve power factor and reduce and harmonic current
and common-mode voltage.
This paper presents the Z-source inverter ASD system config-
uration, its equivalent circuit, analysis, and control. Simulation
and experimental results are included to prove the concept and
demonstrate the features of the new ASD system.

II. Z-SOURCE ASD SYSTEM

Fig. 6. Equivalent circuit of the diode bridge viewed from the Z-source
Fig. 4 shows the main circuit configuration of the proposed network.
Z-source inverter ASD system. Similar to that of the traditional
ASD system, the Z-source ASD system’s main circuit consists
of three parts: a diode rectifier, dc-link circuit, and an inverter III. EQUIVALENT CIRCUIT, OPERATING PRINCIPLE,
AND CONTROL
bridge. The differences are that the dc link circuit is imple-
mented by the Z-source network ( , and ) and small The basic operating principle and control of the Z-source in-
input capacitors ( , and ) are connected to the diode rec- verter fed by a dc source such as fuel cell stack have been de-
tifier. These changes can be easily retrofitted and implemented tailed in [7]. In the proposed ASD system in Fig. 4, a diode recti-
from the traditional ASD systems. Since the Z-source inverter fier bridge with input capacitors ( , and ) serves as the
bridge can boost the dc capacitor ( and ) voltage to any dc source feeding the Z-source network. The input capacitors
value that is above the average dc value of the rectifier, a de- are used to suppress voltage surge that may occur due to the line
sired output voltage is always obtainable regardless of the line inductance during diode commutation and shoot-through mode
voltage. Using the 230-V ASD system as an example, the dc of the inverter, thus requiring a small value of capacitance. At
capacitor voltage can be boosted to 350-V or greater in order to any instant of time, only two phases that have the largest poten-
produce 230-V ac output regardless of the line voltage. Theoret- tial difference may conduct, carrying current from the ac line to
ically, the dc capacitor voltage can be boosted to any value above the dc side. Fig. 5 shows the rectifier’s six possible conduction
the inherent average dc voltage (310–325 V for a 230-V line) intervals per cycle. The two diodes ( or and or )
of the rectifier, by using shoot-through zero switching states conduct as a pair with the corresponding capacitor or ,
[7] when a higher output voltage is needed or during voltage respectively. Therefore, as viewed from the Z-source network,
sags. The dc capacitor voltage is, however, limited by the de- the diode bridge can be modeled as a dc source in series with
vice voltage rating in practical use. two diodes, as shown in Fig. 6. Note that the order of the suffixes

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.
 PENG et al.: Z-SOURCE INVERTER FOR MOTOR DRIVES 859

(a)
Fig. 7. Reduced circuit during the interval when the potential difference
between phases “a” and “b” is the largest.

corresponds with their six combinations, e.g., and con-

ducting as a pair with capacitor and conducting as
a pair with capacitor , and so on. Furthermore, the two diodes
conduct in a pair and in series acting like one when viewed from
the Z-source network. As a result, the proposed Z-source ASD
system is reduced to the basic Z-source inverter that has been (b)
presented in [7] and illustrated in Fig. 7 of [7].
Take one interval as an example to further explain the oper-
ating principle and operating modes illustrated in Figs. 5 and
6. When the potential difference between phases “a” and “b” is
the largest, diodes and conduct as a pair in series with
capacitor as shown in Figs. 5 and 6. The other diodes are
reversely biased and cut off. Therefore, phase “c” has no line
current (or a small resonant/or residual current may exist be-
tween the line impedance and capacitors and ). Ignoring
(c)
this small current in phase “c,” Fig. 4 can be reduced into Fig. 7.
During this interval and from this reduced circuit, there are three Fig. 8. (a) Mode I circuit when the inverter bridge is producing one of the
six traditional active vectors. (b) Mode II circuit when the inverter bridge is
operation modes depending on the inverter bridge’s switching producing one of the two traditional zero vectors. (c) Mode III circuit when the
state. inverter bridge is producing one of the shoot-through states.

A. Mode I C. Mode III

The inverter bridge is operating in one of the six traditional The inverter bridge is operating in one of the seven shoot-
active vectors, thus acting as a current source viewed from through states. During this mode, both diodes are off, separating
the Z-source circuit. The diodes ( and ) conduct and the dc link from the ac line. The line current flows to the ca-
carry currents. Fig. 8(a) shows the circuit of this mode. In pacitor . Fig. 8(c) shows the resultant circuit. This is the
the traditional ASD system, the diode bridge may not con- shoot-through mode to be used every switching cycle during
duct depending on the dc capacitor voltage level. However, the traditional zero vector period generated by the PWM con-
the Z-source circuit always forces diodes ( and ) to trol. Depending on how much a voltage boost is needed, the
conduct and carry the current difference between the inductor shoot-through interval or its duty cycle is deter-
current and inverter dc current as shown mined [7]. It can be seen that the shoot-through interval is only
in Fig. 8(a). Note that both inductors have an identical current
a fraction of the switching cycle; therefore it needs a relatively
value because of the circuit symmetry. This unique feature
small capacitor to suppress voltage.
widens the line current conducting intervals, thus reducing
In summary, there are six diode conduction/rectification inter-
harmonic current.
vals per line cycle that are determined by the line side voltage;
each interval has three operation modes that are determined
B. Mode II by the inverter bridge’s switching states. There are a total of
The inverter bridge is operating in one of the two traditional 15 switching states: six traditional active states, two traditional
zero vectors and shorting through either the upper or lower three zero states, and seven shoot-though states. The shoot-through
devices, thus acting as a open circuit viewed from the Z-source switching states provide both challenges and opportunities in
circuit. The diodes ( and ) conduct and carry currents. terms of PWM control. A simple PWM control for the Z-source
Fig. 8(b) shows the circuit for this mode. Again, under this inverter bridge was proposed in [7] and more sophisticated con-
mode, the two diodes (( and ) have to conduct and carry trol methods can be found in [8] and [9]. The following para-
the inductor current, which contributes to the line current’s har- graph will describe the shoot-through operation in more detail
monic reduction. and provide a summary of the theoretical relationships.

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.
 860 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 20, NO. 4, JULY 2005

The operating principle and control of the Z-source inverter

itself have been detailed in [7]. The traditional three-phase
V-source inverter has six active states in which the dc voltage
is impressed across the load and two zero states, in which the
load terminals are shorted through either the lower or upper
three devices, respectively. However, the three-phase Z-source
inverter bridge has additional zero states when the load termi-
nals are shorted through both the upper and lower devices of
any one phase leg (i.e., both devices are gated on), any two
phase legs, or all the three phase legs. These shoot-through
zero states are forbidden in the traditional V-source inverter,
because it would cause a shoot-through. There are seven dif-
ferent shoot-through states: three shoot-through states via any
one phase leg, three shoot-through states from combinations
of any two phase legs, and one shoot-through state by all
the three phase legs. The shoot-through zero states boost dc
capacitor voltage while producing no voltage to the load. It
should be emphasized that both the shoot-through zero states
and the two traditional zero states short the load terminals
and produce zero voltage across the load, thus preserving the
same PWM properties and voltage waveforms to the load. The
only difference is the shoot-through zero states boost the dc
capacitor voltage, whereas the traditional zero states do not.
For the proposed ASD system, the three-phase inverter bridge
is controlled the same way as the traditional PWM inverter
without shoot-through when a desired output voltage is less
than 190-V ac, which is the maximum voltage obtainable from Fig. 9. Simulation waveforms showing line and load voltages and currents
230-V line using the linear region PWM. The diode rectifier under the nominal line voltage, 230 Vac.
produces about 310 V across the dc capacitors ( and ).
When a higher output voltage is required or when the line capacitor voltage, or when the boost factor is greater
voltage is experiencing sags, the shoot-through zero states are than 1. is expressed as
employed to boost the dc capacitor voltage. The longer time the
shoot-through zero states are used, the higher voltage one gets.
By controlling the shoot-through zero state interval, a desired
dc voltage can be maintained. All the relationships described in
detail in [7] about the dc capacitor voltage, shoot-through time
interval (or duty cycle), and output voltage hold true for the IV. SIMULATION AND EXPERIMENTAL VERIFICATION
OF THE Z-SOURCE ASD SYSTEM
proposed ASD system. These relationships are summarized as
To confirm the operating principle of the new ASD system,
simulations have been carried out and a 20-kVA prototype has
been built. In order to show clearly the output voltage obtained
from the inverter, an LC filter with 1-kHz cutoff frequency is
placed in between the inverter bridge and the motor. The sim-
and ulation and experimental system are setup with the following
parameters.
1) Three-phase line voltage: 230 V, line impedance: 3%.
2) Load: three-phase 230-V 20-KW induction motor.
3) Input capacitors ( , and ): 10 F;
where and are voltages across the dc capacitors, 4) Z-source network: H
and , respectively, and have an equal value because of the .
symmetry of the circuit. is the shoot-through interval over 5) Switching frequency: 10 kHz.
one switching cycle, . is the peak phase voltage produced Figs. 9 and 10 show simulation waveforms under the nom-
by the inverter. is the boost factor and is the modulation inal line voltage of 230-V ac. The inverter modulation index
index of the inverter. is the inherent dc voltage of the rectifier was 1.0, producing the same PWM waveform ( ) as the tra-
fed from the line with a line-to-line rms value of , assuming ditional inverter. However, the magnitude of the output voltage
that voltage drop on the line impedance is negligible. In addition was boosted to 230 V rms and was confirmed by the sinusoidal
to the above equations, it should be noted that the equivalent dc waveform ( ) after the 1-kHz LC filter. The traditional PWM
voltage across the inverter bridge, is different from the dc inverter cannot produce 230 V rms output voltage. Fig. 10 shows

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.
 PENG et al.: Z-SOURCE INVERTER FOR MOTOR DRIVES 861

Fig. 12. Simulation waveforms showing Z-source network capacitor voltage

Fig. 10. Simulation waveforms of Z-source capacitor voltage and inductor and inductor current under 50% voltage sag.
current under the nominal line voltage.

Fig. 13. Prototype of the Z-source ASD system.

below the device voltage rating, which is 450 V for the 600-V
IPM. The boost factor was 1.21. Also, it is noted that the line
current contains much less harmonics than the traditional ASD
system without dc inductors and appreciably less harmonics
than the traditional ASD system even with dc inductor because
of both the Z-source inductors and input capacitors. Figs. 11 and
12 show simulation waveforms during 50% voltage sag (the line
voltage drops to 115 V ac). The waveforms clearly demonstrate
that the dc capacitor voltage can be boosted and maintained to a
desired level, which in this case is above 300 V. The boost factor
was 2.8 at a modulation index of 0.82. Again, the line current
harmonics have been reduced greatly.
A prototype has been built to further verify the operation, the-
oretical relationships of voltage boost, and simulation results of
Fig. 11. Simulation waveforms showing line and load voltages and currents the presented Z-source ASD system. Fig. 13 shows a photo of
under 50% voltage sag.
the system. It should be noted that the inductors and capaci-
tors were oversized in the prototype for possible regenerative
the inductor current and dc capacitor voltages, which have been operation during deceleration or inverter trips. The requirement
boosted to 343 V. Note that the traces of and coincided of Z-source network has been discussed in [7], which should
with each other and so did the two inductor currents and not differ much from the traditional drives. For large (50 kW or
. The equivalent dc voltage across the inverter bridge, above) drives, a dc inductor is commonly used to minimize line
was boosted to 376 V (which was confirmed from the line-to- harmonic current and voltage distortion. The inductor used in
line inverter voltage shown in Fig. 9) and should be limited the Z-source has the similar effect on the line current harmonic

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.
 862 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 20, NO. 4, JULY 2005

Fig. 14. Experimental waveforms under the nominal line voltageof 230 Vac. Fig. 15. Experimental waveforms under 50 % voltage sag.

reduction, which was confirmed in the above simulation results. the Z-source inverter ASD system has several unique advan-
For a motor drive system, the required dc capacitance is rela- tages that are very desirable for many ASD applications, it
tively small for a tolerable voltage ripple mainly resulted from 1) can produce any desired output ac voltage, even greater
rectification. The dc capacitance should be sized for possible re- than the line voltage;
generative operation. 2) provides ride-through during voltage sags without any ad-
Fig. 14 shows experimental waveforms under the nominal ditional circuits and energy storage;
line voltage of 230-V rms with the same conditions as the sim- 3) minimizes the motor ratings to deliver a required power;
ulation shown in Figs. 9 and 10. Again, the inverter produced a 4) reduces in-rush and harmonic current.
230-V rms value, by boosting the dc capacitor voltage to 343 V.
The dc voltage across the bridge was boosted to 376 V with a
boost factor of 1.21. Also, it can be seen that the line current ACKNOWLEDGMENT
contains much less harmonics than the traditional ASD without The authors would like to thank the other research associates
dc inductors, although the wave shape is different from the sim- and visiting scholars in the group for their assistance in this
ulation. This is because the line voltage is distorted in the lab, work.
which was not considered in the simulation.
Fig. 15 shows experimental waveforms during 50% voltage
sag (the line voltage dropped to 115-V rms), the same conditions REFERENCES
as in the simulation of Figs. 11 and 12. The waveforms clearly [1] H. G. Sarmiento and E. Estrada, “A voltage sag study in an industry
with adjustable speed drives,” IEEE Ind. Applicat. Mag., vol. 2, no. , pp.
demonstrate that the dc capacitor voltage can be boosted and 16–19, 1996.
maintained to a desired level, which is above 300 V. It can be [2] A. Van Zyl, R. Spee, A. Faveluke, and S. Bhowmik, “Voltage sag ride-
confirmed from the results that the boost factor was 2.8 and the through for adjustable-speed drives with active rectifiers,” IEEE Trans.
Ind. Applicat., vol. 34, no. 6, pp. 1270–1277, Nov./Dec. 1998.
modulation index was 0.82. [3] A. von Jouanne, P. N. Enjeti, and B. Banerjee, “Assessment of ride-
through alternatives for adjustable-speed drives,” IEEE Trans. Ind. Ap-
plicat., vol. 35, no. 4, pp. 908–916, Jul./Aug. 1999.
V. CONCLUSION [4] Y. Kim and S. Sul, “A novel ride-through system for adjustable-speed
drives using common-mode voltage,” IEEE Trans. Ind. Applicat., vol.
This paper has presented a new ASD system based on the 37, no. 5, pp. 1373–1382, Sep./Oct. 2001.
Z-source inverter. The operating principle and analysis have [5] J. L. Duran-Gomez, P. N. Enjeti, and A. von Jouanne, “An approach to
achieve ride-through of an adjustable-speed drive with flyback converter
been given. Simulation and experimental results verified the op- modules power by super capacitors,” IEEE Trans. Ind. Applicat., vol. 38,
eration and demonstrated the promising features. In summary, no. 2, pp. 514–522, Mar./Apr. 2002.

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.
 PENG et al.: Z-SOURCE INVERTER FOR MOTOR DRIVES 863

[6] K. Stockman et al., “Bag the sags—Embedded solutions to protect tex- Miaosen Shen (S’04) was born in Zhejiang, China,
tile process against voltage sags,” IEEE Ind. Applicat. Mag., vol. 10, no. in 1978. He received the B.S. and M.S. degrees
5, pp. 59–65, Sep./Oct. 2004. from Zhejiang University, Hangzhou, China, in 2000
[7] F. Z. Peng, “Z-source inverter,” IEEE Trans. Ind. Applicat., vol. 39, no. and 2003, respectively, and is currently pursuing
2, pp. 504–510, Mar./Apr. 2003. the Ph.D. degree at Michigan State University, East
[8] F. Z. Peng, M. Shen, and Z. Qian, “Maximum boost control of the Lansing.
z-source inverter,” in Proc. 39th IEEE Industry Applications Conf., vol. His research interests include power factor correc-
1, Oct. 2004. tion techniques, electronic ballast, and motor drives.
[9] M. Shen, J. Wang, A. Joseph, F. Z. Peng, L. M. Tolbert, and D. J. Adams,
“Maximum constant boost control of the Z-source inverter,” presented
at the IEEE Industry Applications Soc. Annu. Meeting, 2004.
[10] F. Z. Peng, X. Yuan, X. Fang, and Z. Qian, “Z-source inverter for ad-
justable speed drives,” IEEE Power Electron. Lett., vol. 1, no. 2, pp.
33–35, Jun. 2003.
Lihua Chen received the B.S. and the M.S. degrees
in electrical engineering from Changchun University
of Science and Technology, Changchun, China,
in 1993 and 1996, respectively, and is currently
Fang Zheng Peng (M’92–SM’96–F’05) received pursuing the Ph.D. degree in the Department of
the B.S. degree in electrical engineering from Electrical and Computer Engineering, Michigan
Wuhan University, Wuhan, China, in 1983 and the State University, East Lansing.
M.S. and Ph.D. degrees in electrical engineering From 1996 to 1999, he was with the Changchun
from Nagaoka University of Technology, Nagaoka University of Science and Technology as an Assis-
Niigata, Japan, in 1987 and 1990, respectively. tant Professor. From 1999 to 2002, he was a Visiting
He was with Toyo Electric Manufacturing Com- Scientist of High TC Superconductors, Argonne Na-
pany, Ltd., from 1990 to 1992, as a Research Sci- tional Laboratory, University of Chicago, Chicago, IL.
entist, was engaged in research and development of
active power filters, flexible ac transmission systems
(FACTS) applications and motor drives. From 1992
to 1994, he was with the Tokyo Institute of Technology, Tokyo, Japan, as a Re-
search Assistant Professor (where he initiated a multilevel inverter program for Zhiguo Pan (S’02) received the B.E. degree in elec-
FACTS applications and a speed-sensorless vector control project). From 1994 trical engineering from Xi’an Jiaotong University,
to 2000, he worked for Oak Ridge National Laboratory (ORNL), as a Research Xian, China, in 1997, the M.E. degree in electrical
Assistant Professor at University of Tennessee, Knoxville, from 1994 to 1997, engineering from Tsinghua University, Beijing,
and was a Staff Member, Lead (principal) Scientist, Power Electronics and Elec- China, in 2001, and is currently pursuing the Ph.D.
tric Machinery Research Center, ORNL, from 1997 to 2000. Since 2000, he has degree at Michigan State University, East Lansing.
been with Michigan State University, East Lansing, as an Associate Professor His research interests include power factor cor-
of the Department of Electrical and Computer Engineering. He holds over ten rection techniques, multilevel converters, and dc–dc
patents. converters.
Dr. Peng received the 1996 First Prize Paper Award and the 1995 Second
Prize Paper Award of Industrial Power Converter Committee in IEEE/IAS An-
nual Meeting, the 1996 Advanced Technology Award of the Inventors Clubs
of America, Inc., the International Hall of Fame, the 1991 First Prize Paper
Award in the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, the 1990 Best
Paper Award in the Transactions of the IEE of Japan (the Promotion Award of Eduardo I. Ortiz-Rivera (M’04) was born in
Electrical Academy). He was Associate Editor for the IEEE TRANSACTIONS ON Barranquitas, Puerto Rico, on May 30, 1977. He
POWER ELECTRONICS from 1997 to 2001 and has been Chair of the Technical received the B.S.E.E. degree (with highest honors)
Committee for Rectifiers and Inverters, IEEE Power Electronics Society, since from the University of Puerto Rico-Mayagüez, in
2001. 2000, the M.S.E.E. from Michigan State University,
East Lansing, in 2002, where he is currently pursuing
the Ph.D. degree in electrical engineering.
He has worked for Fermi National Accelerator
Laboratory in the Physical Particles Division and
Alan Joseph received the B.S.E.E. degree from Oak-
LORD Electric Co. in the Transmission Lines
land University, Rochester, MI, in 1998 and the M.S.
Division. He is a Future Faculty Member of the
degree from Michigan State, East Lansing, in 2002.
University of Puerto Rico, Mayagüez Campus. His research interests include
He conducts research in the areas of multilevel
power electronics for utility applications, electric motors, distributed power
converters, power conversion for alternative energy
generation, robotics and mathematical modeling for dynamic systems.
sources, and variable frequency drives.
Mr. Ortiz-Rivera received the national GEM Doctoral Fellowship, the Alfred
Sloan Fellowship, and the Competitive Doctoral Engineering Fellowship. He is
a member of the IEEE Power Systems Society, the Society of Hispanic Profes-
sional Engineers, Tau Beta Pi, and the Golden Key International Honor Society.
He is a Registered Engineer In Training in Puerto Rico.

Jin Wang (S’02) received the B.S. degree in elec- Yi Huang received the B.S. and M.S. degrees in elec-
trical engineering from Xi’an Jiaotong University, trical engineering from Wuhan University, Wuhan,
Xi’an, China, in 1998, the M.S. degree in electrical China, in 1998 and 2001 respectively, and is currently
engineering from Wuhan University, Wuhan, China, pursuing the Ph.D. degree at Michigan State Univer-
in 2001, and is currently pursuing the Ph.D. degree sity, East Lansing.
at Michigan State University, East Lansing. Her current research interests are dc–ac inverters,
His current research is on FACT’s devices, multi- digital control, and photovoltaic inverter systems.
level converters, dc-dc converters, and DSP inverter
control.

Authorized licensed use limited to: NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL. Downloaded on February 27,2022 at 08:13:23 UTC from IEEE Xplore. Restrictions apply.