Scribd
Upload
10 views

FPGA

Vivado High-Level Synthesis (HLS) allows designers to write algorithms in high-level languages like C/C++ and automatically synthesize them into RTL for FPGAs. Creating a Vivado HLS project involves several steps: setting up the project with name/location, choosing the target language/FPGA, adding source files, specifying the top function and testbench, configuring synthesis options, and running C simulation and synthesis to transform the code into RTL.

Uploaded by

Mr Pi
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
10 views

FPGA

Vivado High-Level Synthesis (HLS) allows designers to write algorithms in high-level languages like C/C++ and automatically synthesize them into RTL for FPGAs. Creating a Vivado HLS project involves several steps: setting up the project with name/location, choosing the target language/FPGA, adding source files, specifying the top function and testbench, configuring synthesis options, and running C simulation and synthesis to transform the code into RTL.

Uploaded by

Mr Pi
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 9

FPGA tool chain setup

Windows
Vivado Installation:
• Download Vivado HLS from the Xilinx website.
• https://www.xilinx.com/products/design-tools/vitis/vitis-hls.html
• Install the executable on window and follow the instructions.
Vivado High-Level Synthesis (HLS) is a part of the Xilinx
Vivado Design Suite, and it provides a high-level
abstraction for designing and implementing hardware
circuits on Xilinx FPGAs. HLS allows designers to write
their algorithms in high-level languages such as C, C++,,
and then automatically synthesize and optimize these
high-level descriptions into RTL (Register Transfer Level)
code suitable for FPGA implementation.
Open Xilinx Vitis from start menu.
Creating a project in Vivado HLS (High-Level Synthesis) involves
several steps. Below is a basic guide to help you create a simple
project using Vivado HLS:
Step 1: Launch Vivado HLS
• Open Vivado HLS on your computer.
Step 2: Create a New Project
• In the Vivado HLS welcome screen, click on "Create New Project."
Step 3: Project Name and Location
• Enter a name for your project and choose a location to store the project les.
Step 4: Project Setting
• Select the target language (VHDL or Verilog) for your RTL design.
• Choose the synthesis tool settings (e.g., Vivado).
• Select the part or FPGA family you are targeting.

fi
Step 5: Add Files
• Click on "Add Files" to add your C, C++, or SystemC source les to the project.
• You can also add testbench les if needed.
Step 6: Set Top Function
• Select the top-level function in your source les that you want to synthesize. This is
the entry point for your HLS design.
Step 7: Specify Testbench
• Specify the testbench if you have one, or you can create a simple testbench later.
Step 8: Solution Options
• Con gure synthesis options such as clock period, target FPGA device, and other
parameters depending on your speci c requirements.
fi
fi
fi
fi
fi
Step 9: Finish
• Click on "Finish" to complete the project setup.
Step 10: Run C Simulation
• Before synthesis, you may want to run a C simulation to verify the functionality of your
design.
• Click on "C Simulation" or "Run C Simulation" to perform the simulation.
Step 11: Run Synthesis
• Click on "Run C Synthesis" to start the synthesis process. This process will transform
your high-level code into RTL code.
Step 12: Analyze and Verify
• After synthesis is complete, analyze the reports, and verify that there are no errors or
warnings.
• View the synthesis report to check resource utilization, timing constraints, and other
important information.
Thank You

Please ask if you have any question.

You might also like