See discussions, stats, and author profiles for this publication at: https://www.researchgate.

net/publication/264111769

Developing Function Models of Back-to-Back PWM Converters for Simplified

Simulation

Article in Journal of Power Electronics · January 2011

DOI: 10.6113/JPE.2011.11.1.051

CITATIONS READS

12 2,515

2 authors:

Tan Luong Van Dong-Choon Lee

26 PUBLICATIONS 534 CITATIONS

Yeungnam University
238 PUBLICATIONS 6,918 CITATIONS
SEE PROFILE
SEE PROFILE

All content following this page was uploaded by Tan Luong Van on 19 March 2018.

The user has requested enhancement of the downloaded file.

 Developing Function Models of Back-to-Back PWM Converters for Simplified Simulation 51

JPE 11-1-8

Developing Function Models of Back-to-Back

PWM Converters for Simplified Simulation
Tan Luong Van∗ and Dong-Choon Lee†

†∗ Dept. of Electrical Engineering, Yeungnam University, Gyeongsan, Korea

Abstract
In this paper, a function model of back-to-back PWM converters, based on the switching function, is developed for simplified
simulation of power electronic application systems. For the function model, the PWM power switches are represented by dependent
power sources. By using the proposed function model, the computer memory and the run time required for the simulation of
power circuits can be significantly reduced. It is shown that the simulation results generated from the function models are almost
the same as the ones obtained by using the switching power device model.
Key Words: Back-to-back PWM converters, Function model, Switching function

I. I NTRODUCTION used for understanding and optimizing the performance of

Power converter circuits can be analyzed and designed power converters.
effectively thanks to the support of powerful simulation pro- In this paper, functional models for back-to-back PWM con-
grams such as Pspice, Matlab, and PSCAD. With Pspice, verters are developed, based on the switching function theory.
power converter circuits can be schematically described by These developed models have the following advantages:
utilizing actual power switching device models and passive 1) Simplified function models of back-to-back PWM convert-
components. Also, Pspice is suitable for designing and study- ers can be obtained for simulation work.
ing the switching losses of circuits such as power system 2) The convergence issue can be removed and the execution
configurations, snubber circuits and so on. Nevertheless, these time for simulations is greatly reduced.
models are expressed as nonlinear controlled-sources that 3) The resultant transfer equations and the dependent power
result in long execution times, large amounts of generated data, sources are combined to represent function models of the
and potential convergence problems [1]–[3]. actual semiconductor devices.
In the case of Matlab, power converter circuits can be 4) They can be easily applied to other power conversion
described by state equations. Based on these equations, the circuits such as PWM multi-level converters.
modeling of circuits can be easily performed with the support Simulations in the two cases of an actual switching device
of the functional blocks in Matlab simulink. However, utilizing model and a function model are performed and the validity of
the state equations according to the circuit configuration is the proposed model is shown.
a time-consuming task. Besides that, if there are any minor
changes in the circuit configuration, a new circuit should be II. S WITCHING P RINCIPLE OF BACK - TO -BACK PWM
derived due to the changes in the state equations [4]. C ONVERTERS
Recently, the PSCAD simulation tool has become widely
used in the different fields of power systems. The models of A. Two-level converters
actual electronic power devices can be utilized to express the A power circuit of three-phase voltage-source back-to-
circuits. Also, the system circuits can be designed by using the back PWM converters including twelve power semiconductor
basic functional blocks which are available in the PSCAD li- switches is shown in Fig. 1, where the two converters are
brary or built from the state equations. However, these models linked through a DC capacitor. As can be seen in Fig. 1, the
have the limitation of a lengthy simulation time. Therefore, a AC/DC converter has three input voltages (va (t), vb (t), vc (t))
simplified function model of power converter circuits, which is and produces an output voltage (Vdc ), which is the input
not based on actual semiconductor device models, is desirable. voltage of the inverter, whereas the three phase voltages
The switching function concept and function models have been (v0a (t), v0b (t), v0c (t)) designate the output terminal of the in-
verter.
Manuscript received May 9, 2010; revised Sep. 7, 2010 1) AC/DC Converter Side: As shown in the left-hand part
† Corresponding Author: [email protected]
Tel: +82-53-810-2582, Fax: +82-53-810-4767, Yeungnam University of Fig. 1, the circuit of an AC/DC converter can be represented
∗ Dept. of Electrical Eng., Yeungnam University, Korea as a simplified equivalent circuit with a switch (single-pole
52 Journal of Power Electronics, Vol. 11, No. 1, January 2011

Fig. 1. Circuit configuration of two-level back-to-back PWM converters. Fig. 2. Equivalent circuit of two-level AC/DC PWM converter.

TABLE I
S WITCHING S TATES OF T WO - LEVEL T HREE - PHASE C ONVERTERS
Switching states Input voltage
S1 S2 S3 S4 S5 S6 (vab )
1 0 0 0 0 1 +Vdc /2
1 1 0 0 0 0 +Vdc /2
0 1 1 0 0 0 0
0 0 1 1 0 0 −Vdc /2
0 0 0 1 1 0 −Vdc /2
0 0 0 0 1 1 0

double–throw) in each leg as shown in Fig. 2 [5], [6]. The

switching states of the switches and the input voltage for three-
phase converters are listed in Table I.
For the SPWM technique in Fig. 3(a), a triangular carrier
waveform (vtri ) is compared with the reference sinusoidal
waveform (vmod ) at the fundamental frequency of the out-
put voltage. Then, the switching pulses (S1 , S4 ) for phase
A are determined as shown in Fig. 3(b) and (c). With
these modulated waveforms, the two-level switching functions
(Sa (t) , Sb (t) , Sc (t)) for each leg of the AC/DC converter
shown in Fig. 3(d) can be expressed as [4].
Fig. 3. SPWM and switching pulses for leg of phase A.
1 (a) Carrier (vtri ) and control (vmod ) signals.
Sa (t) = (S1 − S4 ) (b) Switching pulse (S1 ).
2 (c) Switching pulse (S4 ).
(d) Switching function (Sa ).
1
Sb (t) = (S3 − S6 ) (1)
2

1
Sc (t) = (S5 − S2 ) .
2
2) Inverter Side: Considering the circuit of an inverter as
shown in the right-hand part of Fig. 1, an equivalent circuit
with a switch in each leg can be simplified as in Fig. 4 [5], [6].
The switching states of the switches and the output voltages
for the inverter are similar to those of an AC/DC converter.

Thus, the two-level switching functions Sa0 (t) , Sb0 (t) , Sc0 (t) Fig. 4. Equivalent circuit of two-level inverter.
for the legs of the converters expressing the states of the two-
level PWM converters can be represented as:

1, upper switch ON
Sx =
0, lower switch ON
where the subscript x represents the phases a, b, c for the three
legs.
3) Two-level Back-to-Back PWM Converters : An equiv-
alent circuit of two-level back-to-back PWM converters is
shown in Fig. 5. With this circuit, each of the converters
utilizes only six switches instead of twelve as in the model
Fig. 5. Equivalent circuit of two-level back-to-back PWM converters.
of the actual power electronic devices.
 Developing Function Models of Back-to-Back PWM Converters for Simplified Simulation 53

Fig. 6. Circuit configuration of three-level back-to-back PWM converters.

Fig. 7. Equivalent circuit of three-level AC/DC PWM converters.

B. Three-level converters
The circuit configuration of three-level back-to-back PWM
converters consists of two neutral-point clamped converters,
linked through DC capacitors, which is shown in Fig. 6. Each
converter uses twelve switches and six additional diodes.
1) AC/DC Converter Side: The circuit of an AC/DC Fig. 8. SPWM and switching pulses for three-level converters.
(a) Carrier (vtri1 , vtri2 ) and control (vmod ) signals.
neutral-point clamped converter, shown in left-hand part of (b) Switching pulse (Sa1 ).
Fig. 6, is simplified with an equivalent circuit with a switch (c) Switching pulse (Sa2 ).
in each leg as shown in Fig. 7 [5], [6]. (d) Switching pulse (Sa3 ).
(e) Switching pulse (Sa4 ).
The switching states for the four switches of each phase (f) Three-level switching function (Sa ).
and the input phase voltages for the AC/DC converters are
described in Table II.
To generate the switching pulses for the converters, two car-
rier waveforms (vtri1 , vtri2 ) are simultaneously compared with
a sinusoidal waveform (vmod )at the fundamental frequency as
shown in Fig. 8 (a). In the case of phase A, for instances,
the switching pulses (Sa1 , Sa2 , Sa3 , Sa4 ) are illustrated in Fig.
8 (b), (c), (d) and (e) [5]. From these switching pulses, the
three-level switching function (Sa ) for a leg of phase A is
determined as in Fig. 8(f), where the switching states ‘1’
and ‘0’ represent that the switch is in the ‘on’ and the
‘off’ condition, respectively. Also, the neutral-point voltage
Fig. 9. Equivalent circuit of three-level inverter.
is controlled to avoid deviations between the upper voltage
and the lower voltage due to inconsistencies in the switching
device characteristics [7].
2) Inverter Side: As shown in Fig. 9, a simplified equivalent
circuit with a switch in each leg can be replaced by a circuit
as in the right-hand part of Fig. 6 [5], [6].
TABLE II
S WITCHING S TATES OF T HREE - LEVEL T HREE - PHASE C ONVERTERS
Sa1 Sa2 Sa3 Sa4 Switching Phase voltage
states (Sa ) (vao )
1 1 0 0 + +Vdc /2
0 1 1 0 0 0 Fig. 10. Simplified equivalent circuit of three-level back-to-back PWM con-
0 0 1 1 - −Vdc /2 verters.
54 Journal of Power Electronics, Vol. 11, No. 1, January 2011

Fig. 11. Overall functional model of two-level back-to-back PWM converters.

Fig. 12. Overall functional model of three-level back-to-back PWM convert-
The three-level switching functions Sa0 (t) , Sb0 (t) , Sc0 (t) for


ers.
the legs of an inverter are similar to those of an AC/DC
converter. Thus, the switching functions for three-level PWM where Sa0 (t) , Sb0 (t) , andSc0 (t)are switching functions for each
converters can be generally expressed as [7]–[10]. leg of the two-level inverters. The equivalent circuit using a
function model of a two-level PWM inverter is shown in the

 1, upper switch 2 ON Sx1 , Sx2 : ON right-hand part of Fig. 11.
Sx = 0, middle switch 1 ON Sx2 , Sx3 : ON
−1, lower switch 0 ON Sx3 , Sx4 : ON

IV. M ODELING OF T HEE - LEVEL BACK - TO -BACK PWM
wherexrepresents phases a, b, c for the three legs. C ONVERTERS
3) Three-level Back-to-Back PWM Converters: An equiva-
lent circuit composed of one switch in each leg of three-level A. Converter Model
back-to-back PWM converters is drawn in Fig. 10 [6]. The procedures reflecting the relations between the output
voltage (Vdc )and the input terminals (va (t), vb (t), vc (t)), as
III. M ODELING OF T WO - LEVEL BACK - TO -BACK PWM well as the input currents (ia (t), ib (t), ic (t)) and the output
C ONVERTERS terminal (Idc ) by using switching functions can be expressed
A. Converter Model as follows:
The input voltages (va (t), vb (t), vc (t)) are made up by Input voltage (va (t), vb (t), vc (t)):
reflecting the output voltage (Vdc ) to the input terminal,
Vdc
and the output current (Idc ) is composed by reflecting the va (t) = Sa (t) ·
input currents (ia (t), ib (t), ic (t)) to the output terminal. This 2
Vdc
is accomplished using switching functions. These reflecting vb (t) = Sb (t) · (6)
2
procedures can be formulated as followings: Vdc
Input voltage (va (t), vb (t), vc (t)): vc (t) = Sc (t) · .
2
va (t) = Sa (t) ·Vdc
vb (t) = Sb (t) ·Vdc . (2) Output current(Idc1 , Idc2 , Inp ):
vc (t) = Sc (t) ·Vdc
Idc1 = i1 (t) + i2 (t) + i3 (t)
Output current (Idc ):
= sign1(Sa (t)) · ia (t) + sign1(Sb (t)) · ib (t) + sign1(Sc (t)) · ic (t),
Idc = i1 (t) + i2 (t) + i3 (t) (7)
(3)
= Sa (t) · ia (t) + Sb (t) · ib (t) + Sc (t) · ic (t),
where Sa (t), Sb (t), andSc (t)are switching functions for each
leg of a two-level AC/DC converter. The function model for Idc2 = sign2(Sa (t)) · ia (t) + sign2(Sb (t)) · ib (t) + sign2(Sc (t)) · ic (t),
an AC/DC converter is shown in the left-hand part of Fig. 11. (8)
Inp = i1n (t) + i2n (t) + i3n (t)
B. Inverter Model = sign3(Sa (t)) · ia (t) + sign3(Sb (t)) · ib (t) + sign3(Sc (t)) · ic (t),
For the inverter model, the inputs and outputs are swapped (9)
with those of the AC/DC converters. Hence:
0 ): where
Input current (Idc
 
0
Idc = i01 (t) + i02 (t) + i03 (t) 1, x > 0 0, x ≥ 0
sign1(x) = , sign2(x) = ,
(4) 0, x ≤ 0 −1, x < 0
= Sa0 (t) · i0a (t) + Sb0 (t) · i0b (t) + Sc0 (t) · i0c (t). 
1, x = 0
Output voltage (v0a (t), v0b (t), v0c (t)): sign3(x) =
0, x 6= 0
v0a (t) = Sa0 (t) ·Vdc
The equivalent circuit for the function model of a three-level
v0b (t) = Sb0 (t) ·Vdc (5) PWM AC/DC converter is shown in the left-hand part of Fig.
v0c (t) = Sc0 (t) ·Vdc , 12.
 Developing Function Models of Back-to-Back PWM Converters for Simplified Simulation 55

Fig. 13. DFIG wind power system using back-to-back PWM converters.

B. Inverter Model
For the inverter model, the inputs and the outputs are
obtained by exchanging these two quantities in the AC/DC
converter.
0 , I 0 , I 0 ):
Input current (Idc1 dc2 np
0
Idc1 = i01 (t) + i02 (t) + i03 (t)
= sign1(Sa0 (t)) · i0a (t) + sign1(Sb0 (t)) · i0b (t) + sign1(Sc0 (t)) · i0c (t),
(10)
0
Idc2 = sign2(Sa0 (t)) · i0a (t) + sign2(Sb0 (t)) · i0b (t)
+ sign2(Sc0 (t)) · i0c (t), (11)
0
Inp = i01n (t) + i02n (t) + i03n (t)
= sign3(Sa0 (t)) · i0a (t) + sign3(Sb0 (t)) · i0b (t) + sign3(Sc0 (t)) · i0c (t),
(12)
Fig. 14. Control block diagram of DFIG.
Output voltage (v0a (t), v0b (t), v0c (t)): (a) Rotor-side converter.
(b) Grid-side converter.
Vdc
v0a (t) = Sa0 (t) · TABLE III
2 PARAMETERS OF 2 [MW] DFIG FOR S IMULATION
0 0 Vdc
vb (t) = Sb (t) · (13) Rated power 2 [MW]
2 Grid voltage 33 [kV]
0 0 Vdc Stator voltage/frequency 690[V]/60[Hz]
vc (t) = Sc (t) · .
2 Stator resistance 0.00488[p.u]
Rotor resistance 0.00549[p.u]
where Sa0 (t) , Sb0 (t) , and Sc0 (t) are the switching functions for Stator leakage inductance 0.0924[p.u]
each leg of a three-level inverter. An equivalent circuit for the Rotor leakage inductance 0.0995[p.u]
function model of a three-level PWM inverter is shown in the
right-hand part of Fig. 12. During the time period from 0 to 0.2 sec, both of the
switches SW1 and SW2 are turned on. The control system
has not been activated yet. Therefore, the function model of
V. A PPLICATION E XAMPLE the back-to-back PWM converters has not been operated. Then
A doubly-fed induction generator (DFIG) is essentially a the control system is activated between 0.2 and 0.5sec. Thus
wound rotor induction generator with slip rings. The stator is the function model of the converters works. After 0.5 seconds,
connected directly to the grid, and the rotor is interfaced with the synchronization process is performed before connecting
the grid through partially rated back-to-back PWM converters, the stator to the grid when the switch SW3 is closed.
which only have to handle a fraction (25%–30%) of the total
DFIG power to achieve a full control of the generator. Either VI. S IMULATION R ESULTS
two-level or three-level back-to-back PWM converters of a The proposed function models have been implemented
DFIG wind turbine system are connected together through DC using the DFIG wind power system using back-to-back PWM
capacitors as shown in Fig. 13. The control scheme for a DFIG converters shown in Fig. 13.
system is given in Fig. 14 and it is referred to from [11] to PSCAD/EMTDC software (Ver. 4.1.2) is installed on a
[16]. personal computer with a 2.4 GHz CPU and 2GB of RAM
The operating sequence of the system for simulation is [17]. The simulation parameters (step size: 1µs and run time:
described as follows: 1.5 sec) are set up for the two examples mentioned before.
56 Journal of Power Electronics, Vol. 11, No. 1, January 2011

Fig. 15. Schematic diagram of DFIG system using function model of two-level back-to-back PWM converters in PSCAD simulation.

Fig. 16. Function model of three-level back-to-back PWM converters in PSCAD simulation for DFIG system.

The power rating of the DFIG is 2[MW], the grid voltage both the switching device model and the function model of
is 33[kV], the grid frequency is 60[Hz], and the DC-link back-to-back PWM converters. In the case of two-level PWM
voltage references for 2-level and 3-level back-to-back PWM converters, the DC-link voltages, rotor currents and grid real
converters are 1[kV] and 1.2[kV], respectively. powers are shown in Fig. 17, 18, and 19, respectively. The
The switching frequency for both converters is 2.5[kHz]. simulation results are almost the same for the device model
The DFIG system is connected to the grid through a trans- and the functional model of the converters.
former with turn ratio of 33/0.69. Also, the other parameters Fig. 20–22 show the simulation performances for the three-
of the DFIG are given in Table III. level back-to-back PWM converters, where both models give
Using PSCAD, the simplified equivalent circuit being com- almost the same results.
posed of three AC controlled-voltage sources and three DC As expected, the percentages of simulation time reduction
controlled-current sources can be substituted for each con- for both two-level and three-level back-to-back PWM convert-
verter in two-level back-to-back PWM converters as shown ers for a DFIG wind turbine system, shown in Table IV, are
in Fig. 15. Unlike the function model of two-level back-to- about 59.54% and 84.01%, respectively.
back PWM converters, the three AC controlled-voltage sources
and the six DC controlled-current sources are considered as a VII. C ONCLUSIONS
simplified equivalent circuit for each of the three-level PWM Functional models for two-level and three-level back-to-
converters in Fig. 16. back PWM converters using switching functions have been
A simulation for a DFIG system has been performed for developed for simplified simulation. The function models
 Developing Function Models of Back-to-Back PWM Converters for Simplified Simulation 57

TABLE IV
C OMPARISON OF S IMULATION E XECUTION T IME
Level Device model Function model Simulation time
(second) (second) reduction (%)
2-level 351 142 59.54
3-level 963 154 84.01

Fig. 21. Rotor currents of DFIG for three-level back-to-back PWM converters
from simulation using
(a) Converter topology.
(b) Function model.

Fig. 17. DC-link voltage waveforms for two-level back-to-back PWM con-
verters in simulation in DFIG systems using
(a) Converter topology.
(b) Function model.

Fig. 22. Real power of grid for three-level back-to-back PWM converters from
simulation in DFIG systems using
(a) Converter topology.
(b) Function model.

have been implemented using PSCAD/EMTDC software for

Fig. 18. Rotor currents of DFIG for two-level back-to-back PWM converters application examples of DFIG wind turbine systems. With the
from simulation using proposed function models, the simulation running time for
(a) Converter topology. both cases has been significantly reduced without a loss in
(b) Function model.
simulation accuracy. The function model of a converter with
higher levels of switching states gives a much greater reduction
in simulation execution time. The developed function models
can be effectively utilized for design and analysis in the fields
of power electronics and power system applications.

ACKNOWLEDGMENT
This research was supported by Yeungnam University re-
search grants in 2009.

Fig. 19. Real power of grid for two-level back-to-back PWM converters from R EFERENCES
simulation in DFIG systems using
(a) Converter topology. [1] L. Salazar and G. Joos, “PSPICE simulation of three-phase inverters by
(b) Function model. means of switching functions,” IEEE Trans. Power Electron., Vol. 9,
No. 1, pp. 35-42, Feb. 1994.
[2] E. P. Wiechmann, P. D. Ziogas, and V. R. Stefanovic, “Generalized
functional model for three phase PWM inverter/rectifier converters,”
IEEE Trans. Ind. Appl., Vol. IA-23, No. 2, pp. 236–246, Mar. 1987.
[3] P. D. Ziogas, E. P.Wiechmann, and V. R. Stefanovic, “A computer-aided
analysis and design approach for static voltage source inverter,” IEEE
Trans. Ind. Appl., Vol. IA-21, No. 5, pp. 1234–1241, Sep./Oct. 1985.
[4] B. K. Lee and M. Ehsani, “A simplified functional simulation model
for three-phase inverter using switching function concept,” IEEE Trans.
Ind. Electron., Vol. 48, No. 2, pp. 309-321, Apr. 2001.
[5] P. K. Chaturvedi, S. Jain, P. Agrawal, R. K. Nema and K. K. Sao,
“Switching losses and harmonic investigation in multilevel inverters,”
IETE Journal of research, Vol. 54, Issue 4, pp. 297-307, Jul./Aug. 2008.
[6] J. Rodrı́guez, J. S. Lai, and Fang Zheng Peng, “Multilevel inverters:
Fig. 20. DC-link voltage waveforms for three-level back-to-back PWM con- A survey of topologies, controls, and applications,” IEEE Trans. Ind.
verters in simulation in DFIG systems using Electron., Vol. 49, No. 4, pp. 724-738, Aug. 2002.
(a) Converter topology. [7] B. Wu, High-Power Converters and AC Drives, IEEE Press, Canada,
(b) Function model. 2006.
58 Journal of Power Electronics, Vol. 11, No. 1, January 2011

[8] H. T. Mouton, “Natural balancing of three-level neutral-point-clamped [17] Manitoba, HVDC Research Center -PSCAD-
PWM inverters,” IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 1017- https://pscad.com/index.cfm.
1025, Oct. 2002.
[9] D. B. Crittenden, “Design of a neutral point clamped power inverter,”
M.S. thesis, Texas Tech University, U.S.A, Dec. 1996. Tan Luong Van was born in Vietnam, in 1979. He
[10] P. K. Chaturvedi, S. K. Jain, P. Agrawal, and P. K. Modi, “Investigations received his B.S. and M.S. in Electrical Engineering
on different multilevel inverter control techniques by simulation,” in the from the University of Technology, Ho Chi Minh city,
proc. Of PEDES-2006, pp. 1-6, Dec. 2006. Vietnam, in 2003 and 2005, respectively. He is currently
[11] R. Pena, J. C. Clare, and G. M. Asher, “Doubly-fed induction generator working torward his Ph.D. at Yeungnam University,
using back-to-back PWM converter and its application to variable-speed Korea. He was a Lecturer at Ho Chi Minh City Electric
wind-energy generation,” IEE Proc. Electric Power Appl., Vol. 143, No. Power College, Viet Nam in 2003. His research interests
3, pp. 231-241, May 1996. include power converters, wind power generation, power
[12] V. Akhmatov, “Analysis of dynamic behavior of electric power systems quality, and power systems.
with large amount of wind power,” Ph.D. dissertation, Technical Uni-
versity of Denmark, Kgs. Lyngby, Denmark, Apr. 2003.
Dong-Choon Lee received his B.S., M.S., and Ph.D. in
[13] A. Yazdani, and R. Iravani, “A generalized state-space averaged model
Electrical Engineering from Seoul National University,
of the three-level NPC converter for systematic dc-voltage-balancer and
Seoul, Korea, in 1985, 1987, and 1993, respectively.
current-controller design,” IEEE Trans. Power Del. Vol. 20, No. 2, pp.
He was a Research Engineer with Daewoo Heavy In-
1105-1114, Apr. 2005.
dustry from 1987 to 1988. Since 1994, he has been a
[14] M. Abbes,J. Belhadj and A. B. A. Bennani, “Design and control
Faculty Member in the Dept. of Electrical Engineering,
of a direct drive wind turbine equipped with multilevel converters,”
Yeungnam University, Gyeongbuk, Korea. As a Visiting
Renewable Energy, Nov. 2009.
Scholar, he joined the Power Quality Laboratory, Texas
[15] S. T. Jou, S. B. Lee, Y. B. Park, and K. B. Lee, “Direct power control
A&M University, College Station in 1998, the Electrical
of a DFIG in wind turbines to improve dynamic responses,” Journal of
Drive Center, University of Nottingham, U.K. in 2001, and the Wisconsin
Power Electronics, Vol. 9. No. 5 pp. 781-790, Sep. 2009.
Electric Machines and Power Electronic Consortium, University of Wisconsin,
[16] G. Byeon, I. K. Park , and G. Jang, “Modeling and control of a doubly-
Madison in 2004. His research interests include ac machine drives, control of
fed induction generator (DFIG) wind power generation system for real-
power converters, wind power generation, and power quality.
time simulations,” Journal of Electrical Engineering and Technology,
Vol. 5, No. 1, pp. 61-69, 2010.

View publication stats