Week 4 - Digital Logic Design Lab Term2310
Week 4 - Digital Logic Design Lab Term2310
Objectives
1. To design and implement the combinational logic circuits based on the given problem statements by
Tasks
The following question has to be completed in the laboratory and a report has to be submitted.
1. Design a combinational logic circuit for 3-input minority circuit. Assume that a minority circuit is one which
produces a HIGH (1) when two or more inputs are LOW (0).
i. Construct the truth table.
ii. Obtain a Boolean expression for the above table.
Simplify the Boolean expression into product-of-sums (POS) form and sum-of-products (SOP)
form using Boolean Algebra Techniques / Karnaugh map.
iii. Construct the logic diagram using OR-AND gate network and verify the circuit
experimentally.
iv. Construct the logic diagram using only NAND gates and verify the circuit experimentally.
Report only
i. Construct the truth table and simplify the Boolean expression into SOP and POS forms using
K-map.
ii. Construct the logic diagram using AND-OR gate network with simplified SOP expression.
iii. Construct the logic diagram using OR-AND gate network with simplified POS expression.
iv. Construct the logic diagram using only NAND gates with simplified SOP expression.
v. Construct the logic diagram using only NOR gates with simplified POS expression.
3. A combinational logic circuit has four inputs and one output. The output is 1 if and only if the decimal number
represented by the inputs in binary code is a prime number.
i. Construct the truth table and simplify the Boolean expression into POS form using K-map.
ii. Construct the logic diagram using OR-AND gate network with simplified POS expression
iii. Construct the logic diagram using only NOR gates with simplified POS expression.
Page 1 of 2