0% found this document useful (0 votes)
18 views

Realisation of Logic Gates Proper-1-3

This document provides details about realizing all logic gates using NAND and NOR gates in a digital systems lab. It includes the apparatus used, circuit diagrams for implementing various logic gates using NAND and NOR gates, and the procedure which involves connecting the circuits as per the diagrams and verifying the output using truth tables by applying different inputs. Precautions are mentioned such as making tight connections and properly identifying IC pins.

Uploaded by

bokor45836
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
18 views

Realisation of Logic Gates Proper-1-3

This document provides details about realizing all logic gates using NAND and NOR gates in a digital systems lab. It includes the apparatus used, circuit diagrams for implementing various logic gates using NAND and NOR gates, and the procedure which involves connecting the circuits as per the diagrams and verifying the output using truth tables by applying different inputs. Precautions are mentioned such as making tight connections and properly identifying IC pins.

Uploaded by

bokor45836
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Basics of Digital Systems Lab Dept.

of ECE

1. Realization of gates using Universal gates


Aim: To realize all logic gates using NAND and NOR gates.

Apparatus:
S. No Description of Item Quantity
1. IC 7400 01
2. IC 7402 01
3. Digital Trainer Kit 01
4. Bread Board 01

Circuit Diagram:

I. Implementation using NAND gate:

(a) NOT gate:


A Y
0 1
1 0

(b) AND gate:


A B Y
0 0 0
0 1 0
1 0 0
1 1 1

(c) OR gate:

A B Y
0 0 0
0 1 1
1 0 1
1 1 1

(d) NOR gate:

A B Y
0 0 1
0 1 0
1 0 0
1 1 0

KL University, Guntur
Basics of Digital Systems Lab Dept. of ECE

(e) Ex-OR gate:

A B Y
0 0 0
0 1 1
1 0 1
1 1 0

II. Implementation using NOR gate:

(a) NOT gate:


A Y
0 1
1 0

(b) AND gate:

A B Y
0 0 0
0 1 0
1 0 0
1 1 1

(c) OR gate:
A B Y
0 0 0
0 1 1
1 0 1
1 1 1
(d) NAND gate:

A B Y
0 0 1
0 1 1
1 0 1
1 1 0

(e) Ex-NOR gate:

KL University, Guntur
A B Y
Basics of Digital Systems Lab Dept. of ECE

0 0 1
0 1 0
1 0 0
1 1 1

Procedure:

a) Connections are made as per the circuit diagram I & II.

b) By applying the inputs, the outputs are observed and the operation is verified with the help
of truth table.

Precautions:

1. Connections must be tight on the bread board.


2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result:

KL University, Guntur

You might also like