Digital Lab
Digital Lab
Objectives:
To recognize the operation ,application ,and troubleshooting of logic gates and digital logic
design
To reinforce theory and technic taught in the class room through project assignment.
[Type here]
Experiment I: AND gate Operation
The AND gate output is High (logic 1) only when all its inputs are High. For all other cases,
the AND gate output low (logic 0).
Procedure
Refer to the pin configuration diagram of TTL logic IC 74LS08, connect the AND circuit as
shown in Fig 1.2.
Complete Table 2.
Table 2.
Input Output
A B X=A.B
0 0
0 1
1 0
1 1
[Type here]
Experiment II: OR gate Operation
The OR gate output is LOW (logic 0) only when all its inputs are LOW. For all other cases,
the OR gate output High (logic 1).
Procedure
Refer to the pin configuration diagram of TTL logic IC 74LS32, connect the OR circuit as
shown in Fig 1.3.
Complete the following Table 3.
Fig 1.3
Table 3.
Input Output
A B Y=A+B
0 0
0 1
1 0
1 1
[Type here]
Experiment III: NAND gate Operation
The operation of the NAND gate is equivalent to the AND gate followed by an inverter.
The NAND gate produces a LOW output only when the inputs are HIGH. When any of the
input is LOW, the output will be HIGH.
Procedure
1. Refer to the pin configuration diagram of TTL logic IC 74LS00, connect the NAND circuit as
shown in Fig 1.4.
2. Complete Table 4.
Fig 1.4
Table 4.
Input Output
A B Y
0 0
0 1
1 0
[Type here]
1 1
Conclusion:
1. The output of an AND gate will be high if ________ (any/ all) of its inputs is/ are high.
2. The output of an OR gate will be High if _______(any/ all) of its inputs is/are high.
[Type here]