0% found this document useful (0 votes)
18 views

Assignment 2 Set 1

This document provides an assignment for a Digital Electronics course. It contains two questions. Question 1 asks students to design a logic circuit for a 3-bit to 7-segment decoder display. Question 2 asks students to construct a truth table and design a logic circuit using multiplexers for a given Boolean function. The assignment is due on May 31st and covers course outcomes related to combinational logic design.

Uploaded by

amir zafrie
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
18 views

Assignment 2 Set 1

This document provides an assignment for a Digital Electronics course. It contains two questions. Question 1 asks students to design a logic circuit for a 3-bit to 7-segment decoder display. Question 2 asks students to construct a truth table and design a logic circuit using multiplexers for a given Boolean function. The assignment is due on May 31st and covers course outcomes related to combinational logic design.

Uploaded by

amir zafrie
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

CONFIDENTIAL

UNIVERSITI MALAYSIA PERLIS

ASSIGNMENT 2 : SET 1

NMJ10303 – Digital Electronic 1

Release date: 26 May 2023 - 12:00hrs


Due date : 31 May 2023 - 23:59hrs

COVERED COURSE OUTCOME


CO3: Ability to design and evaluate combinational logic circuits in terms of Boolean
Function.
COVERED PROGRAM OUTCOME
PO3 : Design and development of solutions: Design solutions for broadly-defined
engineering technology problems and contribute to the design of systems,
components or processes to meet specified needs with appropriate consideration for
public health and safety, cultural, societal, and environmental considerations.

This question paper has TWO (2) questions. Answer ALL questions.

MARKS

Q1 Q2 Total

25 10 35

Name : ……………………………………………………………

Matric No. : ……………………………………………………………

Program : ……………………………………………………………

Faculty of Electronic Engineering &


Technology
CONFIDENTIAL (NMJ10303)

Question 1
[CO3,PO3, C4]

Design a logic circuit for decoder that accepts 3-bit input and displays alphabet “145” at the
seven-segment as illustrated at Figure 1(a). The input-output mapping shown in Table 1(a).
Refer Figure 1(b) and Figure 1(c) for seven-segment display format showing arrangements of
segments using common anode connection. Show each steps clearly to produce the expressions
and required design.
[Rekabentuk litar logik untuk penyahkod yang menerima input 3-bit dan paparkan abjad "145" di tujuh-segmen
seperti digambarkan pada Rajah 1(a). Pemetaan masukan-keluaran ditunjukkan dalam Jadual 1(a). Rujuk Rajah
1(b) and Rajah 1(c) untuk format paparan tujuh-segmen yang menunjukkan susunan segmen menngunakan
sambungan ‘common anode’. Tunjukkan setiap langkah dengan jelas untuk menghasilkan ungkapan dan reka
bentuk yang dikehendaki.]
(25 marks / markah)

Figure 1(a) Figure 1(b)


[Rajah 1(a)] [Rajah 1(b)]

Figure 1(c)
[Rajah 1(c)]

Faculty of Electronic Engineering & Technology


CONFIDENTIAL (NMJ10303)

Table 1(a)
[Jadual 1 (a)]

Input Seven-Segment Output’s


[Masukan] [Keluaran Tujuh-Segmen]
000 1
001 4
010 5
011 BLANK
100 BLANK
101 BLANK
110 BLANK
111 BLANK

Question 2

Given the following standard SOP Boolean function F(A,B,C,D) = Σ (1,3,4,11,12,13,14,15),


whereby A is the Most Significant Bit (MSB).
[Diberikan fungsi Boolean piawaian hasil tambah hasil darab (SOP) seperti berikut F(A,B,C,D) = Σ
(1,3,4,11,12,13,14,15), dimana A adalah bit paling signifikan (MSB).]

(i) Construct a truth table for the Boolean function given.


[Jana jadual kebenaran menggunakan fungsi Boolean yang diberikan.]
(4 marks / markah)

(ii) Design a logic circuit using a combination of (4:1) multiplexer and (2:1) multiplexer only, based on
the truth table obtained in Q2(i) and label all the input, output and selector clearly.
[Rekabentuk litar logik menggunakan beberapa pemultipleks (4:1) dan juga pemultipeks (2:1)
daripada jadual kebenaran yang didapati di Q2(i) dan labelkan semua input, output dan pemilih
secara jelas.]

(6 marks / markah)

Faculty of Electronic Engineering & Technology

You might also like