0% found this document useful (0 votes)
19 views

Aca MST Paper 605

The document contains questions for an exam on advanced computer architecture. It includes 10 short questions and 7 long questions covering topics like computational granularity, parallelism, data dependence, program partitioning, multiport memory, crossbar switches, dynamic interconnection networks, VLIW architecture, timing protocols, Flynn's classification, RISC vs CISC processors, interleaved memory, backplane bus systems, memory hierarchy and pipelining.

Uploaded by

Priya Upadhyay
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
19 views

Aca MST Paper 605

The document contains questions for an exam on advanced computer architecture. It includes 10 short questions and 7 long questions covering topics like computational granularity, parallelism, data dependence, program partitioning, multiport memory, crossbar switches, dynamic interconnection networks, VLIW architecture, timing protocols, Flynn's classification, RISC vs CISC processors, interleaved memory, backplane bus systems, memory hierarchy and pipelining.

Uploaded by

Priya Upadhyay
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 2

ORIENTAL UNIVERSITY, INDORE of computers.

MST EXAMINATION (MARCH 2016)


ORIENTAL UNIVERSITY, INDORE
B.Tech. - CSE – VI Sem MST EXAMINATION (MARCH 2016)
Subject : Advanced computer architecture Code :BTCS605
MM : 100 Duration : 2 Hrs B.Tech. - CSE – VI Sem
Subject : Advanced computer architecture Code :BTCS605
Section A : (Attempt any 5 questions ) [4 marks each ] MM : 100 Duration : 2 Hrs

[Q1] Define (a)computational granularity (b)communication latency Section A : (Attempt any 5 questions ) [4 marks each ]
[Q2] What is parallelism
[Q3] What is data dependence. [Q1] Define (a)computational granularity (b)communication latency
[Q4] Define resource dependence. [Q2] What is parallelism
[Q5] Define program partitioning. [Q3] What is data dependence.
[Q6] What is multiport memory [Q4] Define resource dependence.
[Q7] Explain crossbar switch. [Q5] Define program partitioning.
[Q8] Write short note on Dynamic interconnection Networks. [Q6] What is multiport memory
[Q9] Explain in brief the VLIW architecture [Q7] Explain crossbar switch.
[Q10 Briefly describe the timing protocol. [Q8] Write short note on Dynamic interconnection Networks.
] [Q9] Explain in brief the VLIW architecture
[Q10 Briefly describe the timing protocol.
Section B: (Attempt any 3 questions ) [20marks each] ]

[Q1 Discuss computer architecture and its organisation Section B: (Attempt any 3 questions ) [20marks each]
]
[Q1 Discuss computer architecture and its organisation
]
[Q2 Explain Flynn’s classification of Computer
]
[Q2 Explain Flynn’s classification of Computer
]
[Q3 Define various System attributes that affects the performance of processor
](a)
(b) Compare(i) Multiprocessors and multicomputers (ii) Multivector and [Q3 Define various System attributes that affects the performance
SIMD Computers ](a) ofprocessor.
(b) Compare(i) Multiprocessors and multicomputers (ii) Multivector and
[Q4 Explain in brief hardware parallelism and software parallelism with SIMD Computers
](a) example .
(b) Compare Data Flow and Control Flow and Demand Driven mechanism [Q4 Explain in brief hardware parallelism and software parallelism with
](a) example .
(b) Compare Data Flow and Control Flow and Demand Driven mechanism of
computers.

[Q5 Compare the instruction set architecture in RISC and CISC


] (a) processors in terms of instruction format, CPI, Addressing mode
and registers.
[Q5] Compare the instruction set architecture in RISC and CISC processors in
[Q6 Describe Interleaved memory organisation. (a) terms of instruction format, CPI, Addressing mode and registers.
] (a)
(b) Discuss backplane bus system briefly. [Q6] Describe Interleaved memory organisation.
(a)
(b) Discuss backplane bus system briefly.
[Q7 Explain the memory hierarchy technology in computer system.
] (a)
(b) Define the properties of memory hierarchy. [Q7] Explain the memory hierarchy technology in computer system.
(a)
Section C: (Attempt any 1 question) [20 marks each] (b) Define the properties of memory hierarchy.

[Q1] What is Pipelining? Explain linear and nonlinear pipelining Section C: (Attempt any 1 question) [20 marks each]
OR
[Q1] What is Pipelining? Explain linear and nonlinear pipelining.
[Q2] Describe static interconnection network with network topology
OR
[Q2] Describe static interconnection network with network topology.
------------X------------

------------X------------

You might also like