AEC & DEC LAB

SCHOOL OF ELECTRICAL AND ELECTRONICS ENGINEERING

ANALOG ELECTRONICS AND

DIGITAL ELECTRONICS CIRCUIT
DESIGN
LAB MANUAL

B18EE3070

NAME : __________________

USN : __________________

CLASS : __________________

Kattigenahalli, Jala Hobli, Yelahanka, Bengaluru-560064

Tel: 080-65687563/64/65 Fax: 080-28478534

www.reva.edu.in

1
School of EEE, REVA University
AEC & DEC LAB
How to read Resistor Color Codes

Blac Brow Re Orang Yello Whit

Green Blue Violet Gray
k n d e w e
0 1 2 3 4 5 6 7 8 9
Multiplie 100,00 1,000,00 10,000,00 100,000,00
1 10 100 1,000 10,000 ...
r 0 0 0 0

How to read the code

Resistors are color coded for easy reading. Imagine how many blind technicians there would be
otherwise.

To determine the value of a given resistor look for the gold or

silver tolerance band and rotate the resistor as in the photo on
the left. (Tolerance band to the right-- refer to the tolerance
chart below for exact values.). Look at the 1st color band and
determine its color. This maybe difficult on small or oddly
colored resistors. Now look at the chart and match the "1st &
2nd color band" color to the "Digit it represents". Write this
number down.

Now look at the 2nd color band and match that color to the
same chart. Write this number next to the 1st Digit.

The last color band is the number you will multiply the result by. Match the 3rd color band with the
chart under multiplier. This is the number you will multiply the other 2 numbers by. Write it next to
the other 2 numbers with a multiplication sign before it. Example : 2 2 x 1,000.

To pull it all together now, simply multiply the first 2 numbers (1st number in the tens column and
2nd in the ones column) by the Multiplier.

Read the number as the '% Failure rate per 1000 hour' This is rated assuming full wattage being
applied to the resistors. (To get better failure rates, resistors are typically specified to have twice the
needed wattage dissipation that the circuit produces) 1% resistors have three bands to read digits to
the left of the multiplier. They have a different temperature coefficient in order to provide the 1%
tolerance.
Tolerance Explained

Resistors are never the exact value that the color codes indicate. Therefore manufacturers place a
tolerance color band on the resistor to tell you just how accurate this resistor is made. It is simply a
measurement of the imperfections.
No
ban
Tolerance Rating Red = 2% Gold = 5% Silver = 10% d =
20
%

2
School of EEE, REVA University
AEC & DEC LAB

As the chart indicates, Red means the resistor is within 2%; Gold means the resistor is within 5% of being
dead-on accurate. Silver being within 10% and no color band being within 20%. To determine the exact
range that the resistor may be, take the value of the resistor and multiply it by 5,10, 0r 20%. That is the
number that the resistor may go either way.

A couple of examples:
Example: A 1,000 Ohm resistor with a gold band maybe any value between 950 to 1050 Ohms.

Example: A 22,000 Ohm resistor with a silver band maybe any value between 19,800 and 24,200 Ohms.

Resistor FAQ's

Just a few common questions to help you out.

1) Which side of the resistor do I read from?

The Gold or Silver band is always set to the right, then you read from left to right. Sometimes there
will be no tolerance band -- Simply find the side that has a band closest to a lead and make that the
first band.

2) Sometimes the colors are hard to make out. How do I make certain what the value of the
resistor really is?

Occasionally the colors are jumbled or burnt off. The only way to read it then is with a multi-meter
across the leads

3) How do I remember this sequence of colors?

Remember the color codes with this

sentence: Big Brown Rabbits OftenYield Great Big Vocal Groans When
Gingerly Slapped.

Big Brown Rabbits Often Yield Great Big Vocal Groans WhenGingerly
Slapped

3
School of EEE, REVA University
AEC & DEC LAB
INDUCTOR COLOR CODE

First find the tolerance band, it will typically be gold (5%) and sometimes silver (10%).

Starting from the other end, identify the first band - write down the number associated with that
color; in this case Red is 2.

Now 'read' the next color, here it is red so write down a 7 next to the two. (you should have '27' so
far.)

Now read the third or 'multiplier' band and write down that number of 10.

In this example, the 'multiplier' band is Black so we get 270 μH.

If the 'multiplier' band is Gold move the decimal point one to the left.

If the 'multiplier' band is Silver move the decimal point two places to the left.

Inductance Tolerance Codes

Symbol B C S D F G H J K L M V N

Tolerance ±0.15nH ±0.2nH ±0.3nH ±0.5nH ±1% ±2% ±3% ±5% ±10% ±15% ±20% ±25% ±30%

4
School of EEE, REVA University
AEC & DEC LAB

5
School of EEE, REVA University
AEC & DEC LAB

List of Experiments
I. Analog Electronics Circuit Design

1. Testing of Diode clipping (Single ended) circuits for peak clipping & peak detection.
2. Wiring of R-C coupled Single stage BJT amplifier and Determination of the gain- frequency
response, input and output Impedances.

3. Testing of a transformer less Class – B push pull power amplifier and determination of its
conversion efficiency.

4. Wiring and testing for the performance of BJT-RC Phase shift Oscillator for
fo = ≤10 kHz.
5. Testing for the performance of BJT – Hartley & Colpitt’s Oscillators for RF range
fo = ≥ 100kHz.

II. Digital Electronics Circuit Design

1. Simplification, realization of Booleanexpressions using logicgates/Universal gates.

2. Realizationof Combinational Circuits
a) Realization of Half Adder/Full adder using MUX/DEMUX
b) Realization of One/Two bit comparatorand study of7485 magnitude comparator.
c) Binaryto Graycodeconversion andviceversa
3. Realization of J-K, D, T Flip flops

4. Realization of 3 bit counters as a sequential circuitand MOD – N counter design

(7476, 7490, 74192, 74193).

5. Wiring and testing Ring counter/Johnson counter.

6
School of EEE, REVA University
AEC & DEC LAB
PART: I Analog Electronics Circuit Design

1. DIODE CLIPPING CIRCUITS

AIM: Testing of Diode clipping (Single/Double ended) circuits for peak clipping
COMPONENTS/INSTRUMENTS REQUIRED: Function generator, Power supply, CRO, Diodes (IN4007),
Resistor, Connecting wire, CRO probes etc.
CIRCUIT DIAGRAM/WAVEFORMS:
1

7
School of EEE, REVA University
AEC & DEC LAB

PROCEDURE:

1. Connect the circuit as shown.

2. Apply a 12V p-p sine wave (f=1kHz)

3. Observe the output on CRO & sketch it.

4. Also observe the transfer characteristic & sketch it.

RESULT:

8
School of EEE, REVA University
AEC & DEC LAB
2. R-C COUPLED BJT & FET AMPLIFIERS

AIM: Wiring of R-C coupled single stage BJT and FET amplifier and determination of the gain-frequency
response, input and output impedances.
COMPONENTS/INSTRUMENTS REQUIRED: Transistor, FET, Capacitors, resistors, Power supply, Signal
generator, multimeter, DRB, CRO Probes, connecting wires etc.
BJT AMPLIFIER
CIRCUIT DIAGRAM:

Low Mid High

Frequency Frequency Frequency
range range range

Power Gain
dB

Gain

Bandwidth

(f2 – f1)

f1 f2

9
School of EEE, REVA University
AEC & DEC LAB
PROCEDURE:
1. Connections are made as shown in circuit diagram. Measure the D.C. condition.

2. The input voltage Vin is adjusted to a convenient value (Approximately 20 to 40 mV) within the distortion
less limit and value must be kept constant throughout the experiment.

3. Frequency of the input signal is varied from 100Hz to 2MHz in steps and at each step, corresponding
output Vo is noted down.

4. All readings are tabulated and graph of Voltage gain in dB V/s frequency is drawn on a semi-log sheet.

5. 3dB bandwidth is determined from the frequency response curve.

OBSERVATIONS:
VBE= Volts. VCE= Volts. (Q – Point Voltage)
TABULAR COLUMN: Input Voltage Vin= mVolts.
Sl. # Frequency in Vo in Volts. Gain dB=20 log10 (Vo/Vin)
Hz.
100Hz
200Hz
300Hz
400Hz
500Hz
600Hz
700Hz
800Hz
900Hz
1KHz
2KHz
3KHz
4KHz
5kHz
6kHz
7kHz
8kHz
9kHz
10kHz
20Khz
30kHz
40kHz
50kHz
60kHz
70kHz
80kHz
90kHz
100kHz
200KHz
300kHz
400kHz

10
School of EEE, REVA University
AEC & DEC LAB
500kHz
600kHz
700kHz
800kHz
900kHz
1000kHz
2000kHz

TO MEASURE INPUT IMPEDANCE:

1. A DRB is connected in series with the input as shown in figure.

2. In the mid frequency region (where the gain is constant) with Ri = 0, (i.e., all the knobs of DRB in Zero
position.) the output voltage is measured.

3. Now the DRB resistance is increased till the output voltage falls to half of the initial value.

4. The corresponding DRB value gives the input impedance.

TO MEASURE OUTPUT IMPEDANCE:

1. A DRB is connected across the output as shown in figure.

2. In the mid frequency region (where the gain is constant) with Ro = max, (i.e., all the knobs of DRB in
Maximum position.) the output voltage is measured.

3. Now the DRB resistance is decreased till the output voltage falls to half of the initial value.

4. The corresponding DRB value gives the input impedance.

RESULT:

11
School of EEE, REVA University
AEC & DEC LAB
3. TRANSFORMER-LESS CLASS B PUSH-PULL POWER AMPLIFIER
AIM: Testing of a transformer less Class-B push pull power amplifier & determination of its conversion
efficiency.
COMPONENTS/INSTRUMENTS REQUIRED: Transistors, Resistors, Power supply, Milli Ammeter,
Function generator, DRB, CRO Connecting wire, CRO probes etc.
CIRCUIT DIAGRAM:

PROCEDURE:
1. Rig-up the circuit as shown above.

2. Observe the cross-over distortion at the output.

3. Adjust the input amplitude to get undistorted output at a frequency less than 1 kHz.

4. Measure output peak-to-peak voltage. Calculate efficiency by varying RL.

Bandwidth in Hz. Input impedance in Ω Output impedance in Ω

12
School of EEE, REVA University
AEC & DEC LAB
TABULAR COLUMN: Vcc=9V.

RL in Ω Vop-p Idc Po=(Vop-p)2/8RL Pin = Vcc * Idc %ŋ=Po/Pin*100

100

200

300

WAVEFORMS:

RESULT:

13
School of EEE, REVA University
AEC & DEC LAB
4. BJT R-C PHASE SHIFT OSCILLATOR

AIM: Wiring & testing the performance of BJT R-C Phase Shift Oscillator for fo = 2.5 kHz.
COMPONENTS/INSTRUMENTS REQUIRED: Power supply, Transistors, Resistors, POT, Capacitors, CRO etc.
CIRCUIT DIAGRAM:

DESIGN OF PHASE SHIFTING NETWORK:

The frequency of oscillation is determined by phase shifting network. The oscillating frequency for the
above circuit is given by:
1
f=
2 RC 6 + 4K
Rc
Where K = which is usually <1
R
Let fo = 2.5kHz

Consider R = 2.2kΩ
Rc
K= = 1k = 0.454
R 2.2k
f= 1

2 RC 6 + 4(0.454)

C = 0.0129 F Choose C = 0.01 F

Note:

• The last resistor in the phase shifting network is chosen to be a 10K Pot. This is done to get a overall
14
School of EEE, REVA University
AEC & DEC LAB
phase shift of 1800 at frequency of oscillations.
• The maximum hfe required for the Transistor to operate is

15
School of EEE, REVA University
AEC & DEC LAB
R Rc
h = 23 + 29 • + 4 •
fe min
Rc R

Where Rc = 1KΩ & R = 2.2KΩ (Phase shifting network)

2.2K
 hfe min = 23 + 29 • + 4 • 1K  89
1K K

The transistor should be chosen to have a value of h fe greater than 89.

PROCEDURE:
1. Connect the circuit as shown in the diagram.

2. Switch on the power supply and the Output Vo (sine wave) is obtained on CRO. The 10 kΩ POT is
adjusted to get a stable output on the CRO.

3. Note down the practical frequency and compare it with the theoretical value.

4. Measure phase shift of different points.

RESULT:
Theoretical frequency fo = Hz.
Practical frequency fo = Hz.

16
School of EEE, REVA University
AEC & DEC LAB
5 . BJT – HARTLEY AND COLPITT’S OSCILLATORS
AIM: Testing the performance of BJT – Hartley & Colpitt’s Oscillators for fo =100 kHz.
COMPONENTS/INSTRUMENTS REQUIRED: BJT, Resistors, POT, Capacitors, Inductors, DC power supply,
CRO etc.
HARTLEY OSCILLATOR
CIRCUIT DIAGRAM:

DESIGN OF TANK CIRCUIT: VCE -------- Volts

Let L1 = 2mH, L2 = 4mH
L1+L2 = 6mH VBE ------- Volts
Let fo = 100 kHz.

fo = 1 / 2 where Leff = L1 + L2

Then C = 1/4π2Leff F02

C = 1/4π2 x 200 x 10-6 x 1010 = 330pF, Set 300pF
The value of C may be changed as per the design frequency.

17
School of EEE, REVA University
AEC & DEC LAB
COLPITT’S OSCILLATOR

DESIGN OF TANK CIRCUIT: VCE ----------- Volts

Let fo = 100 kHz.
Choose C1 & C2 =1000pF VBE ----------- Volts
fo= 1/2LCeff
Where Ceff = C1 x C2 / (C1+ C2)
L = 1/4π2 Ceff x f o2
L = 5mH
PROCEDURE:
1. Connect the circuit as shown in the diagram.

2. Observe the output on CRO & measure the frequency & amplitude

3. Compare the values of theoretical and practical values of frequency.

RESULT:
Hartley oscillator: Colpitt’s oscillator:
Theoretical frequency fo = Hz. Theoretical frequency fo = Hz.
Practical frequency fo = Hz. Practical frequency fo =
Hz.
Amplitude = Volts Amplitude = Volts

18
School of EEE, REVA University
AEC & DEC LAB
PART: II
Digital Electronics Circuit Design
Introduction
In 1854 George Boole introduced a systematic treatment of logic and developed an algebraic system now
known as Boolean algebra. In 1938, C.E. Shannon introduced a two valued Boolean algebra called switching
algebra, which demonstrated that, the properties of bi-stable electrical switching circuits could be represented
through this algebra. With passage of time Boolean algebra has emerged as a powerful tool and forms the
foundation of many theories of computer science and engineering.
Boolean algebra like any other mathematical system may be defined with a set of elements, a set of operators
and number of axioms or postulates. A set of element is a collection of objects having a common property.
logic gate is an elementary building block of a digital circuit. Most logic gates have two inputs and one output.
At any given moment, every terminal is in one of the two binary conditions low (0) or high (1), represented by
different voltage levels. The logic state of a terminal can, and generally does, change often, as the circuit
processes data. In most logic gates, the low state is approximately zero volts (0 V), while the high state is
approximately five volts positive (+5 V).

There are seven basic logic gates: AND, OR, NAND, NOR, NOT, X-OR and X-NOR. The AND gate is so named because,
if 0 is called "false" and 1 is called "true," the gate acts in the same way as the logical "and" operator. The output is
"true" when both inputs are ''true.'' Otherwise, the output is "false." Comparing Boolean algebra with arithmetic and
ordinary algebra we note the following differences:
• Boolean algebra does not have additive or multiplicative inverses; hence there are no subtraction or
divisionoperations.
• Boolean algebra defines an operator called complement which is not available in normal algebra.
• Normal algebra deals with real number, which constitute an infinite set of elements whereas
Boolean algebra deals with a set of only two elements 0 and 1 (defined as two valued Boolean
algebra).
• The distributive law of '+' over '.' i.e., x + (y. z) = (x + y). (x + z) is valid for Boolean algebra but
not for normal algebra.
• Using combinations of logic gates, complex operations can be performed. In theory, there is
no limit to the number of gates that can be arrayed together in a single device. But in practice,
there is a limit to the number of gates that can be packed into a given physical space. Arrays
of logic gates are found in digital integrated circuits (lC’s).
• As IC technology advances, the required physical volume for each individual logic gate
decreases and digital devices of the same or smaller size become capable of performing ever-
more complicated operations at ever-increasing speed.

19
School of EEE, REVA University
AEC & DEC LAB

Why are NAND and NOR Gates called Universal Gates?

They are called universal gates because all of the other gates may be constructed using only those
two gates. That is important because it's a lot cheaper in practice to make lots of similar things than a
bunch of different things (different gates).
All other gates/functions can be implemented by NOR or NAND gates. So they are called universal
gates. In fact, in chips, entire logic maybe built using only NAND or NOR gates.
• Eg: Inverter - NAND with inputs shorted, AND - NAND followed by an inverter (using NAND) OR -
giving inverted inputs to NAND gate.
• Implementing with NAND is easier when considering power and area of the chip. They are called
universal gates as they can be used to design all other logic circuit. Elements like X-OR, NOR etc.
Also these gates can be realized through easy combination of diodes thus making them easy to
use base elements in any chip designing project.
• NAND, NOR gates are called universal gates because they can be used to create all the remaining
logical gates. Like sending the same input to the inputs of the NAND or NOR will make it a NOT
gate. Because from them you can create any other one! You can make any other gate using NAND
and NOR. Any other gate i.e. AND, OR, XOR etc can be created using these basic gates i.e. it needs
only NAND and NOR gates to create logical circuits.

20
School of EEE, REVA University
AEC & DEC LAB

How IC’ s is made

• An integrated circuit or monolithic integrated circuit (also referred to as an IC, a chip, or a
microchip) is a set of electronic circuits on one small plate ("chip") of semiconductor material,
normally silicon. This can be made much smaller than a discrete circuit made from independent
electronic components.
• ICs can be made very compact, having up to several billion transistors and other electronic
components in an area the size of a human fingernail. The width of each conducting line in a circuit
can be made smaller as the technology advances

21
School of EEE, REVA University
AEC & DEC LAB
Front View of Digital IC Trainer Kit

22
School of EEE, REVA University
AEC & DEC LAB

Identification of Controls on Digital IC Trainer Kit

Note: Use Patch chords smoothly & test PatchChordContinuityforevery

circuitbefore connecting.

To Test, connect Patch chord end A to InputZero (GND)& Bto outputLED

Indicator. If LEDGlows Green(0)thenthepatch chord is good or else
Replace the patchchord.

22
School of EEE, REVA University
AEC & DEC LAB
1. Realizationof Basic Logic gates
Aim: To study the operation of Basic Logic gates
1. ANDGate

2. OR Gate

3. NOT Gate

4. EX-OR Gate

5. NANDGate

6. NOR Gate

Components & equipment required: 74LS:08, 32, 04, 86, 00 & 02, IC Trainer Kit, 4mm. Patch cards
1. AND Gate: IC 7408:

Truth Table

Input Output

A B Y

0 0 0

0 1 0

1 0 0

1 1 1

2. OR Gate: IC 7432:
Truth Table

Input Output

A B Y

0 0 0

0 1 1

1 0 1

1 1 1

23
School of EEE, REVA University
AEC & DEC LAB
3. NOT Gate: IC 7404:

Truth Table

Input Output

A Y

0 1

1 0

4. EX-OR Gate: IC 7486:

Truth Table

Input Output

A B Y

0 0 0

0 1 1

1 0 1

1 1 0

5. NAND Gate:IC 7400:

Truth Table

Input Output

A B Y

0 0 1

0 1 1

1 0 1

1 1 0

24
School of EEE, REVA University
AEC & DEC LAB
6. NOR Gate: IC7402:

Truth Table

Input Output

A B Y

0 0 1

0 1 0

1 0 0

1 1 0

Truth Table verification of Logic gates using NAND & NOR gates (Universal gates)

Function Using NAND gates Using NOR gates

NOT
gate

AND
gate

OR
gate

EX-OR
gate

25
School of EEE, REVA University
AEC & DEC LAB

Procedure:
1. The connections are made as shown in Circuit (by referring IC PIN diagram)
2. The input terminals are connected to the toggle switches & the output is connected to the Output Connector
(LED’s).
3. The power is applied between the VCC & Ground terminals.
4. The Logic levels are applied at the Input for all combinations indicated in Truth Table & the Output is
observed on LED’s.
5. Faults & Debugging:
6. Check Continuity of given Patch Chords before circuit Connection.
7. Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be in RED
(colour- Logic 1)}
8. Check IC Number for the given circuit & connect the circuit by checking pin details.
9. Check operating voltage connected to IC (+Vcc & Gnd.)
10. Apply Exact Combinations of Inputs as in Truth Table & Verify the output. Observations

Result:

Questions:

1. What are the basic gates list them?

2. How IC’s are manufactured? Name few manufacturers?

3. Why NAND and NOR areknown as UniversalGates?

26
School of EEE, REVA University
AEC & DEC LAB
Simplification and realization of given Boolean expression using Basic/Universal gates.
Aim: Simplification and realization of given Boolean expression using Basic/Universal gates.
Components & equipment required: 74LS-08, 32, 00 & 02, Digital IC Trainer Kit, 4mm. Patch cards etc.
a) De-Morgan’s theorem using Universal gates:

Truth Table

Input Output

A B

0 0 1 1

0 1 1 1

1 0 1 1

1 1 0 0

Truth Table

Input Output

A B

0 0 1 1

0 1 0 0

1 0 0 0

1 1 0 0

a) Realization of SOP expression:

i) UsingNANDgatesonly:
Truth Table
Input Output
A B Y

0 0 1

0 1 0

1 0 0

1 1 1

27
School of EEE, REVA University
AEC & DEC LAB
ii) Using NOR Gate Only:

b) Realization of POSexpression:
i) UsingNANDgatesonly:

Truth Table

Input Output

A B Y

0 0 0
ii) Using NOR gates only:
0 1 1

1 0 1

1 1 0

28
School of EEE, REVA University
AEC & DEC LAB
c) Realization of SOP expression:
i) Using AND-ORgates:
Truth Table

A B C D Y

0 0 0 0 0

0 0 0 1 0

0 0 1 0 0

0 0 1 1 1

0 1 0 0 0

0 1 0 1 0
ii) Using only NAND gates: 0 1 1 0 0

0 1 1 1 1

1 0 0 0 0

1 0 0 1 0

1 0 1 0 0

1 0 1 1 1

1 1 0 0 1

1 1 0 1 1

1 1 1 0 1
d) Realisation of POS expression:
1 1 1 1 1

Truth Table
i) Using AND-OR gates:
A B C D Y

0 0 0 0 0

0 0 0 1 0

0 0 1 0 0

0 0 1 1 0

0 1 0 0 0

0 1 0 1 1

0 1 1 0 1

0 1 1 1 1
b) Using only NOR gates: 1 0 0 0 0

1 0 0 1 1

1 0 1 0 1

1 0 1 1 1

1 1 0 0 0

1 1 0 1 1

1 1 1 0 1

1 1 1 1 1

29
School of EEE, REVA University
AEC & DEC LAB
e) Realise the following expression using only NAND gates:
Truth Table

A B C D

0 0 0 0 1

0 0 0 1 1

0 0 1 0 1

0 0 1 1 1

0 1 0 0 1

0 1 0 1 1

0 1 1 0 1

0 1 1 1 1

1 0 0 0 1

1 0 0 1 1

1 0 1 0 1

1 0 1 1 1

1 1 0 0 1

1 1 0 1 1

1 1 1 0 1

1 1 1 1 0

30
School of EEE, REVA University
AEC & DEC LAB

i) Simplification and Realization of given Boolean Expression in SOP form using Logic
Gates/Universal Gates

Using minterm notationY= m (5,6,7, 13, 14,15)

Simplification of Boolean expression using K-map Truth Table

A B C D Y

0 0 0 0 0

0 0 0 1 0

0 0 1 0 0

0 0 1 1 0

0 1 0 0 0

0 1 0 1 1

0 1 1 0 1

0 1 1 1 1
i) Using basicgates:
1 0 0 0 0
1 0 0 1 0

1 0 1 0 0

1 0 1 1 0

1 1 0 0 0

1 1 0 1 1

1 1 1 0 1
ii) UsingNANDgates: 1 1 1 1 1

iii) Using NOR gates:

31
School of EEE, REVA University
AEC & DEC Lab

Simplification and Realization in POS form:

Simplification using K-map method. From the truth table, using max term notation Boolean expression can be
written as
Y = ∏ M (0, 1, 2, 3, 4, 8, 9, 10, 11, 12)

i) Using Basicgates:

ii) Using NANDgates:

iii) Using NORgates:

Procedure:
1. The connections are made as shown in Circuit (by referring IC PIN diagram)
2. The input terminals are connected to the toggle switches & the output is connected to the Output
Connector (LED’s).
3. The power is applied between the VCC & Ground terminals.
4. The Logic levels are applied at the Input for all combinations indicated in Truth Table & the Output is
observed on LED’s.

32
School of EEE, REVA University
AEC & DEC Lab
Faults & Debugging:
1. Check Continuity of given Patch Chords before circuit Connection.
2. Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be
in RED (colour- Logic 1)}
3. Check IC Number for the given circuit & connect the circuit by checking pin details.
4. Check operating voltage connected to IC (+Vcc & Gnd.)
5. Apply Exact Combinations of Inputs as in Truth Table & Verify the output.
Note: Students has to Simplify, Realize any given Boolean expression in the examination.

Ex1:f (A, B, C, D)= m (0,2,5,7,8,10,13,15)

6. Ans: Simplified expression in SOP form is Simplified expression in POS form is

Ex2: f (A, B, C, D) =∏ M (0,2,5,7,8,10,13,15)

Ans: Simplified expression in SOP form is Simplified expression in
POS form is

Result:

Questions:
What is the difference between SOP and POS?

How IC’s are manufactured? Name few manufacturers?

What NAND and NOR are known as Universal Gates?

33
School of EEE, REVA University
AEC & DEC Lab
2. Realization of Combinational circuits
a) Multiplexer/DemultiplexerUsing IC74153&74139
Aim: Realizationof 4-bitMultiplexerand Demultiplexer. Multiplexer:

• Multiplexerhasmany datainputlinesandone outputline.

• Multiplexer(MUX)placesthedataofoneofitsinputlinesontheoutput line.
• MUXhas a setof “n” addresslinestoselectoneof 2n inputline
• SOP realization ispossible using MUX.
A multiplexer is a combinatorial circuit that is given a certain number (usually a power of two)datainputs,letussay 2n,and n
address inputs used as a binary number to select one ofthedatainputs.Themultiplexerhasasingleoutput,whichhasthe
samevalueasthe selecteddatainput.Inotherwords,themultiplexerworkslikethe inputselector.Only one inputisselected
atatime,andtheselectedinputistransmittedtothesingleoutput.
Demultiplexer:
Ademultiplexer(DEMUX)isadevice whichessentiallyperformstheopposite operation to the MUX. That is, it functions
as an electronic switch(or data distributor) torouteanincomingdatasignaltoone ofseveraloutputs.

The demultiplexer is the inverse of the multiplexer, in that it takes a single data input and n address inputs. It has 2n
outputs.OutputisinvertedinIC741391:4 Demultiplixer.
Components & equipments required: IC 74153, 74139, 7404 & 7420. Digital IC Trainer Kit,4mm. Patchcardsetc.
Connection Diagram MUX

34
School of EEE, REVA University
AEC & DEC Lab

Address
Enable
Select Data Inputs Output
Inputs
Inputs Comments
S1 S0 I0 I1 I2 I3 Y

0 0
0 0 0 X X X I0 Selected
1 1

0 0
0 0 1 X X X I1 Selected
1 1

0 0
0 1 0 X X X I2 Selected
1 1

0 0
0 1 1 X X X I3 Selected
1 1

1 X X X X X X X MUX Disabled

Connection Diagram DEMUX:

35
School of EEE, REVA University
AEC & DEC Lab
Arithmetic Circuit Using IC74153 (4:1 MUX)

Realization of Half Adder Using IC 74153

TruthTable: Implementation

TRUTH TABLE

Input Output

A B S C

0 0 0 0 0

1 0 1 1 0

2 1 0 1 0

3 1 1 0 1

Circuit Diagram:

Truth Table:
Input Output

A B S C
S1 S0 Ia Ib

0 0 0 0 0
1 0 1 1 0
2 1 0 1 0
3 1 1 0 1

36
School of EEE, REVA University
AEC & DEC Lab
Circuit Diagram:

Realization of Full Adder Using IC 74153

Truth Table: Implementation Table:

Input Output

A B Cin S Cout

0 0 0 0 0 0

1 0 0 1 1 0

2 0 1 0 1 0

3 0 1 1 0 1

4 1 0 0 1 0

5 1 0 1 0 1

6 1 1 0 0 1

7 1 1 1 1 1

37
School of EEE, REVA University
AEC & DEC Lab
Circuit Diagram:

TruthTable: Implementation Table:

Input Output

A B Cin S Cout
S1 S0 Ia Ib

0 0 0 0 0 0
cin Logic 0
1 0 0 1 1 0

2 0 1 0 1 0
cin
3 0 1 1 0 1
4 1 0 0 1 0
cin
5 1 0 1 1
0
6 1 1 0 0 1
cin Logic 1
7 1 1 1 1 1

38
School of EEE, REVA University
AEC & DEC Lab
Circuit Diagram

Realization of Half Subtractor Using IC 74153

TruthTable: Implementation Table:

Input Output

A B D B

0 0 0 0 0

1 0 1 1 1

2 1 0 1 0

3 1 1 0 0

39
School of EEE, REVA University
AEC & DEC Lab
Circuit Diagram:

OR

40
School of EEE, REVA University
AEC & DEC Lab
Realization of Full Subtractor Using IC 74153
TruthTable: Implementation Table:

TRUTH TABLE

Input Output

A B Bin D Bout

0 0 0 0 0 0

1 0 0 1 1 1

2 0 1 0 1 1

3 0 1 1 0 1

4 1 0 0 1 0

5 1 0 1 0 0

6 1 1 0 0 0

7 1 1 1 1 1

Circuit Diagram:

41
School of EEE, REVA University
AEC & DEC Lab
TruthTable: Implementation Table:

Input Output

A B Bin D Bout

0 0 0 0 0 0
Bin Bi
1 0 0 1 1 1
n

2 0 1 0 1 1
Logic 1
3 0 1 1 0 1
4 1 0 0 1 0
Logic 0
5 1 0 1 0
0
6 1 1 0 0 0
Bin Bi
7 1 1 1 n
1
Circuit Diagram

42
School of EEE, REVA University
AEC & DEC Lab
Procedure:

1. The connections are made as shown in Circuit (by referring IC PIN diagram)
2. The input terminals are connected to the toggle switches & the output is connected to the Output
Connector (LED’s).
3. The power is applied between the VCC & Ground terminals.
4. The Logic levels are applied at the Input for all combinations indicated in Truth Table & the Output is
observed on LED’s.

Faults & Debugging:

1. Check Continuity of given Patch Chords before circuit Connection.

2. Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be in RED
(colour- Logic 1)}
3. Check IC Number for the given circuit & connect the circuit by checking pin details.
4. Check operating voltage connected to IC (+Vcc & Gnd.)
5. Apply Exact Combinations of Inputs as in Truth Table & Verify the output.

Result:

1. What isa multiplexer?

2. What isa De-multiplexer?

3. Whataretheapplicationsofmultiplexerandde-multiplexer?

43
School of EEE, REVA University
AEC & DEC Lab

b) . 1/2 Bit Comparator & 7485 Magnitude Comparator

Aim: Realization of 1-bit & 2 – bit Comparator.

A digital comparatorcompares the two unsigned binary numbers A & B. The digital comparator has three outputs
A>B, A=B &A<B. An n Bitdigitalcomparator consistsof n Bits of A & n Bits of B. IC 7485 is a 4 Bit digital comparator
with capability of extendinginincrements of4 Bitsbyusingthecascadingfeature.
Magnitude Comparatoris a logicalcircuit, whichcompares two numbers Aand B andgeneratesthreelogical
outputs,whetherA>B,A=B,orA<B.IC7485isahigh speed
4- bit Magnitude comparator, which compares two 4-bit words. The A = B Input must be held high for proper
compare operation.

Components & equipments required: IC 7400, 7404, 7408, 7410, 7485 & 7486. Digital IC Trainer Kit, 4mm. Patch
cards etc.

Truth Table of 1 Bit Comparator:

Inputs Outputs

A B A>B A=B A<B

0 0 0 1 0

0 1 0 0 1

1 0 1 0 0

1 1 0 1 0

K-Map

44
School of EEE, REVA University
AEC & DEC Lab

Truth Table of 2 Bit Comparator:

Truth Table

Inputs Outputs
A1 A0 B1 B0 A>B A=B A<B

0 0 0 0 0 1 0

0 0 0 1 0 0 1

0 0 1 0 0 0 1

0 0 1 1 0 0 1

0 1 0 0 1 0 0

0 1 0 1 0 1 0

0 1 1 0 0 0 1

0 1 1 1 0 0 1

1 0 0 0 1 0 0

1 0 0 1 1 0 0

1 0 1 0 0 1 0

1 0 1 1 0 0 1

1 1 0 0 1 0 0

1 1 0 1 1 0 0

1 1 1 0 1 0 0

1 1 1 1 0 1 0

45
School of EEE, REVA University
AEC & DEC Lab
Maps:

4 Bit Digital Comparator- To compare the given Data using IC 7485

46
School of EEE, REVA University
AEC & DEC Lab

Compare any two arbitrary4 bitassumed binarynumbers and verify the results Example:

A B
Result
A3 A2 A1 A0 B3 B2 B1 B0

0 0 0 1 0 0 0 0 A>B

0 0 0 1 0 0 0 1 A=B

0 0 0 0 0 0 0 1 A<B

Procedure:
1. The connections are made as shown in Circuit (by referring IC PIN diagram)
2.The input terminals are connected to the toggle switches & the output is connected to the Output
Connector (LED’s).
3. The power is applied between the VCC & Ground terminals.
4.The Logic levels are applied at the Input for all combinations indicated in Truth Table & the Output is
observed on LED’s.
5.X in the truth table indicates Don’t care condition since depending on the selection line the data line
will be selected.
6. Faults & Debugging:
7. Check Continuity of given Patch Chords before circuit Connection.
8.Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be
in RED (color- Logic 1)}
9. Check IC Number for the given circuit & connect the circuit by checking pin details.
10. Check operating voltage connected to IC (+Vcc & Gnd.)
11. Apply Exact Combinations of Inputs as in Truth Table & Verify the output.

47
School of EEE, REVA University
AEC & DEC Lab
Result:

1. What is a comparator?

2. What are theapplicationsofcomparator?

48
School of EEE, REVA University
AEC & DEC Lab
c) Binary to Gray Code conversion and Vice-Versa
Aim: Realization of Binary to Gray Code conversion and Vice-Versa. Binary to Gray Code Conversion:
• Invented by Emile Baudot (1845-1903) Originally called a "cyclic-permuted" code.
• Telegraph -5 bit codes, Bits stored on a code wheel in the receiver Wheel connected to the printing disk.
• Matched pattern on wheel and received pattern and then actuated head to print.
• Exhibited at Universal Exposition, Paris (1878).
Binary Codes:
• The usual way of expressing a decimal number in terms of a binary number is
known as pure binary coding. A number of other techniques can be used to represent a decimal number.
Gray Code:
• Gray coding is an important code and is used for its speed, it is also relatively free from errors. In pure
binary coding or 8421 BCD then counting from 7 (0 1 1 1) to 8 (1000) requires 4 bits to be changed
simultaneously. If this does not happen then various numbers could be momentarily generated during
the transition so creating spurious numbers which could be read.
• Gray coding avoids this since only one bit changes between subsequent numbers.
• To construct the code there are two simple rules. First start with all 0s and then proceed by changing the
least significant bit (LSB) which will bring about a new state.
• Components & equipments required: IC 7486, Digital IC Trainer Kit, 4mm. Patch cards etc.

Steps for converting Binary to Gray Code:

I Step:
The MSB (most significant bit) in the gray code is same as that of corresponding bit of the binary code.
II Step:
Then going from MSB to LSB (left to right) perform EX-OR operation on two adjacent binary digits to obtain gray
code digit.
To convert a Gray-coded number to binary then follow this method:
The binary number and the Gray-coded number will have the same number of
bits.
The binary MSB (left-hand bit) and Gray code MSB will always be the same. To get the binary next-to-MSB
(i.e. next digit to the right) add (EX-OR) the binary MSB and the gray code next-to-MSB. Record the sum,
ignoring any carry.
Continue in this manner right through to the end.
Gray coding is a non-BCD, Non-weighted reflected binary code.

49
School of EEE, REVA University
AEC & DEC Lab

Truth Table for Binary to Gray Code conversion

Binary Input Gray Code Output

BCD
Number
B3 B2 B1 B0 G3 G2 G1 G0
0 0 0 0 0 0 0 0 0

1 0 0 0 1 0 0 0 1

2 0 0 1 0 0 0 1 1
3 0 0 1 1 0 0 1 0

4 0 1 0 0 0 1 1 0
5 0 1 0 1 0 1 1 1
6 0 1 1 0 0 1 0 1
7 0 1 1 1 0 1 0 0
8 1 0 0 0 1 1 0 0
9 1 0 0 1 1 1 0 1
10 1 0 1 0 1 1 1 1

11 1 0 1 1 1 1 1 0
12 1 1 0 0 1 0 1 0

13 1 1 0 1 1 0 1 1

14 1 1 1 0 1 0 0 1

15 1 1 1 1 1 0 0 0

50
School of EEE, REVA University
AEC & DEC Lab
K - Maps:

Circuit Diagram for Binary to Gray Code Conversion:

51
School of EEE, REVA University
AEC & DEC Lab
Truth Table for Grayto Binary Code conversion:

Gray Code Input Binary Output

G3 G2 G1 G0 B3 B2 B1 B0
0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 1
0 0 1 1 0 0 1 0
0 0 1 0 0 0 1 1
0 1 1 0 0 1 0 0
0 1 1 1 0 1 0 1
0 1 0 1 0 1 1 0
0 1 0 0 0 1 1 1
1 1 0 0 1 0 0 0
1 1 0 1 1 0 0 1
1 1 1 1 1 0 1 0
1 1 1 0 1 0 1 1
1 0 1 0 1 1 0 0
1 0 1 1 1 1 0 1
1 0 0 1 1 1 1 0
1 0 0 0 1 1 1 1

52
School of EEE, REVA University
AEC & DEC Lab

Procedure:
1. The connections are made as shown in Circuit (by referring IC PIN diagram)
2. The input terminals are connected to the toggle switches & the output is connected to the Output Connector
(LED’s).
3. The power is applied between the VCC & Ground terminals.
4. The Logic levels are applied at the Input for all combinations indicated in Truth Table & the Output is
observed on LED’s.

Faults & Debugging:

1. Check Continuity of given Patch Chords before circuit Connection.
2 Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be in
RED (color- Logic 1)}
3. Check IC Number for the given circuit & connect the circuit by checking pin details.
4. Check operating voltage connected to IC (+Vcc & Gnd.)
5. Apply Exact Combinations of Inputs as in Truth Table & Verify the output.

53
School of EEE, REVA University
AEC & DEC Lab

Result:

1. What isgray code?

2. What isthe necessityofcodeconversions?

54
School of EEE, REVA University
AEC & DEC Lab
3. Flip-Flops
Aim: To verify the truth table of JK Master-Slave, T type & D type Flip-Flops
JK Flip-Flop: One way of overcoming the problem with oscillation that occurs with a JK Flip-Flop when J= K =
1 is to use a so-called master-slave flip- flop which is illustrated in the circuit diagram.
The master-slave flip-flop is essentially two back-to-back JKFFs, note however, that feedback from
this device is fed back both to the master FF and the slave FF.
Any input to the master-slave flip-flop at J and K is first seen by the master FF part of the circuit while
CLK is High (= 1). This behavior effectively "locks" the input into the master FF. An important feature here is
that the complement of the CLK pulse is fed to the slave FF. Therefore, the outputs from the master FF are
only "seen" by the slave FF when CLK is Low (=0). Therefore, on the High-to-Low CLK transition the outputs
of the master are fed through the slave FF. This means that at most one change of state can occur when J=K
= 1 and so oscillation between the states Q=O and Q= 1 during the same CLK pulse does not occur.

Circuit Diagram

55
School of EEE, REVA University
AEC & DEC Lab

Truth Table:

Inputs Outputs
Comments
J K CLK Qn n

0 0 X X X 1 1 Indeterminate State

0 1 X X X 1 0 FF Preset(Set)

1 0 X X X 0 1 FF Cleared(Reset)

1 1 0 0 X Q n-1 n-1 Previous

1 1 0 1 0 1 Reset

1 1 1 0 1 0 Set

1 1 1 1 n-1 Q n-1 Toggle

Note:

Keep = 1 and =1 for verifying the Truth Table of JK Master- Slave

FF & T FF.

Q n is Output level before giving Clock pulse.

56
School of EEE, REVA University
AEC & DEC Lab

Truth Table:
Inputs Outputs
Comments
T CLK Qn n

0 0 X X 1 1 Indeterminate State

0 1 X X 1 0 FF Preset(Set)

1 0 X X 0 1 FF Cleared(Reset)

1 1 0 X Q n-1 n-1 Previous

1 1 1 n-1 Q n-1 Toggle

Circuit Diagram:

57
School of EEE, REVA University
AEC & DEC Lab

Truth Table:

Inputs Outputs
Comments
D CLK Qn n

0 0 X X 1 1 Indeterminate State

0 1 X X 1 0 FF Preset(Set)

1 0 X X 0 1 FF Cleared(Reset)

1 1 0 0 1 Data transferred

1 1 1 1 0 Data transferred

58
School of EEE, REVA University
AEC & DEC Lab

Procedure:

1. The connections are made as shown in Circuit (by referring IC PIN diagram)
2. input terminals (JK, T & D) are connected to the toggle switches & the output is connected to the
Output Connector (LED’s).
6. The power is applied between the VCC & Ground terminals.
7. Connect clock pin to the bounce less pulsar HIGH or LOW
8. The Logic levels are applied at the Inputs as indicated in Truth Table & the Output is observed on
LED’s.
9. X in the truth table indicates Don’t Care condition.

Faults & Debugging:

1. Check Continuity of given Patch Chords before circuit Connection.

2. Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be
in RED (colour- Logic 1)}
3. Check IC Number for the given circuit & connect the circuit by checking pin details.
4. Check operating voltage connected to IC (+Vcc & Gnd.)
5. To check outputs, apply Clock correctly as specified in Procedure.
6. Apply Exact Combinations of Inputs as in Truth Table & Verify the output.

59
School of EEE, REVA University
AEC & DEC Lab

Result:

1. What is the difference between Flip-Flop & latch?

2. What is the advantage of Edge triggering over level triggering?

60
School of EEE, REVA University
AEC & DEC Lab
4 JOHNSONCOUNTER
Aim:To realize & study of Ring Counter & Johnson
Ring counter: A ring counter is a circular shift register with only one flip-flop being set at any particular time; all
others are cleared. The single bit is shifted from one flip-flop to the other to produce the sequence of timing
signals. The initial value of the register is 1 0 0 0, which produces the variable 4. The single bit is shifted right with
every clock pulse and circulates back from Q0 to Q3.
Johnson counter: A twisted ring counter (or Johnson counter) is like a ring counter except the complement of the
output of last flip-flop is connected to input of first flip- flop, this results in a string of ones followed by zeros
moving around the ring. The register shifts its contents once to the right with every clock pulse.
Starting from a cleared state, the counter goes through a sequence of eight states. In general, a k-bit Johnson
counter will go through a sequence of 2k states.
Registers are used to store data or information. A register is basically an array of D-flip flops. An N-bit register
requires 'n' flip-flop to store data. The data may be transmitted from one digital system to the other either on a
single line or multiple lines. Accordingly, data transfer schemes are referred to as serial or parallel transfer
respectively.
Ring counter is a basic register with direct feedback that the contents of the registers simply circulate around the
register when the clock is provided.

Components & equipments required: IC 7404, 7495, Digital IC Trainer Kit, 4mm. Patch cards etc.

Circuit Diagram:

Truth Table:

61
School of EEE, REVA University
AEC & DEC Lab
Mode Outputs
Clock Pulse
Control Q3 Q2 Q1 Q0
1 Clock-2 1 1 0 0 0
0 Clock-1 2 0 1 0 0
3 0 0 1 0
4 0 0 0 1
5 1 0 0 0
6 0 1 0 0
7 0 0 1 0
8 0 0 0 1

CircuitDiagram

Truth Table

Mode Outputs
Clock Pulse
Control Q3 Q2 Q1 Q0
1 Clock-2 1 1 0 0 0
0 Clock-1 2 1 1 0 0
3 1 1 1 0
4 1 1 1 1
5 0 1 1 1
6 0 0 1 1
7 0 0 0 1
8 0 0 0 0
9 1 0 0 0

62
School of EEE, REVA University
AEC & DEC Lab
Procedure:
1. Make Connections as shown in the circuit diagram.
2. Set mode control to High (Logic 1) & Connect clock 2 (PIN No. 8).
3. Apply input D3 D2 D1 D0 as 1 0 0 0 respectively and apply single clock pulse.
4. The output loaded with 1 0 0 0.
5. Change mode control to Low (Logic 0).
6. Connect 1 Hz. clock to clock 1 (PIN No. 9).
7. Apply clock pulse & observe output according to truth table.

Faults & Debugging:

a. Check Continuity of given Patch Chords before circuit Connection.
b. Check the working of Toggle Switch & Output LED Indicator {Initially All output LED Indicators will be in
RED (colour- Logic 1)}
c. Check IC Number for the given circuit & connect the circuit by checking pin details.
d. Check operating voltage connected to IC (+Vcc & Gnd.)
e. To check outputs, apply Clock correctly as specified in Procedure.
f. Apply Exact Combinations of Inputs as in Truth Table & Verify the output.

Result:

1. What is aringcounter?

2. What is a Johnson counter?

63
School of EEE, REVA University
AEC & DEC Lab
5. 3- BitCounters
Aim: Realisation of 3-Bit ripple counters as sequential circuit & Mod N counter design.

Counters: The synchronous design of any sequential circuit application for example counter is a design in which all the
flip-flops are connected to a common clock input that is, all the flip-flops are clocked simultaneously. Therefore, to get
the next state of application actual inputs of the flip-flop should be designed according to the requirement.

Hence excitation tables are used to design the actual inputs of the flip-flops to get the next stage. The excitation table
gives the combination of input for the required output condition before and after the application of clock.

Components & equipments required: IC 7476, 7400, 7404, 7408, 7410, 7411, 7420, 7490, 74192, & 74193. Digital IC
Trainer Kit, 4mm. Patch cards etc.

Circuit Diagram:

Note:
• J & K inputs of Flip-Flops are connected to logic 1 or Keep it open to operate under toggle mode.
• When Preset = 1, Clear = 0; Counter is cleared Q0 = Q1 = Q2 = 0
• When Preset = 0, Clear = 1; Counter is preset Q0 = Q1 = Q2 = 1 Keep Preset = 1, Clear = 1 for count mode.

64
School of EEE, REVA University
AEC & DEC Lab
Table

Flip-Flop Outputs
No. of
Clock Pulses Q2 Q1 Q0

0 0 0 0

1 0 0 1

2 0 1 0

3 0 1 1

4 1 0 0

5 1 0 1

6 1 1 0

7 1 1 1

8 0 0 0

Truth Table:

Flip-Flop Outputs
No. of
Clock Pulses Q2 Q1 Q0

0 1 1 1

1 1 1 0

2 1 0 1

3 1 0 0

4 0 1 1

5 0 1 0

6 0 0 1

7 0 0 0

8 1 1 1

65
School of EEE, REVA University
AEC & DEC Lab

Circuit Diagram (DEMO)

TruthTable Timing Diagram

Flip-Flop Outputs
No. of
Clock Pulses Q2 Q1 Q0

0 0 0 0

1 0 0 1

2 0 1 0

3 0 1 1

4 1 0 0

5 1 0 1

6 0 0 0

Circuit Diagram:(DEMO)

66
School of EEE, REVA University
AEC & DEC Lab

When Mode control is at logic 1 counter works as an Up-counter. When Mode control is at logic 0 counter
works as a Down-counter

Result:

1. What are synchronous counters?

2. What are the advantages of synchronous counters?

67
School of EEE, REVA University