Scribd
Upload
84 views

2020 Final

This document contains a 6 question final exam for an Electronics III course. Question 1 has 5 multiple choice questions about analog to digital converters and digital to analog converters. Question 2 has 4 parts about Antoniou inductance simulation circuits. Question 3 asks about the zeros and poles of a bridge-T network and its properties in a feedback amplifier. Question 4 has 6 parts about transconductance-C filters and designing a bandpass filter. Question 5 asks about charge transfer in a switch capacitor filter. Question 6 is a review asking the student to summarize what they learned from each unit and provide any feedback for the instructor.

Uploaded by

Ben Chou
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
84 views

2020 Final

This document contains a 6 question final exam for an Electronics III course. Question 1 has 5 multiple choice questions about analog to digital converters and digital to analog converters. Question 2 has 4 parts about Antoniou inductance simulation circuits. Question 3 asks about the zeros and poles of a bridge-T network and its properties in a feedback amplifier. Question 4 has 6 parts about transconductance-C filters and designing a bandpass filter. Question 5 asks about charge transfer in a switch capacitor filter. Question 6 is a review asking the student to summarize what they learned from each unit and provide any feedback for the instructor.

Uploaded by

Ben Chou
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Electronics III (Fall 2020)

Final Examination
[Total 100 pts. Close book, Close notes]

1. (10 pts.) [ADC and DAC] Please choose the most appropriate answer to the following questions.
(1) The number of clock cycles per A-to-D conversion for an 8-bit flash ADC is
(a) 1 (b) 8 (c) 16 (d) 64 (e) 256
(2) The number of clock cycles per A-to-D conversion in worst case for an 8-bit Dual slope ADC is
(a) 1 (b) 8 (c) 16 (d) 64 (e) 256
(3) The number of clock cycles per A-to-D conversion for an 8-bit SAR ADC is
(a) 1 (b) 8 (c) 16 (d) 64 (e) 256
(4) In an N-bit segmented current-steering DAC, the “segmented architecture” is a combination of
(a) unary and binary weighted current cells
(b) I-2I (similar with R-2R) current cells
(c) 2N equal weighted current cells
(d) binary weighted current cells implemented by resistors and capacitors
(5) What is/are the characteristic(s) of an R-2R DAC?
(a) Easier to build accurately as resistors with only two resistances, i.e. R and 2R, are required
(b) Number of bits can be easily expanded by adding more sections of same R-2R value
(c) The input-to-output response may be non-monotonic
(d) All of above

2. (20 pts.) [Antoniou inductance-simulation circuits] (5 pts. each)


(a) Fig. 2(a) shows the Antoniou inductance-simulation circuit. Assume the op amps are ideal. What
is the equivalent inductance L seen from the node 1.
(b) Based on 2(a), please find the transfer function, Vo(s)/Vi(s), for the circuit shown in Fig. 2(b)?
(c) Assume r1 = r2, please explain why the circuit shown in Fig. 2(c) is an all pass filter.
(d) Consider the circuit of Fig. 2(a) with R5 eliminated, a capacitor C6 connected between node 1 and
ground, and a voltage source V2 connected to node 2. What is the equivalent impedance seen by
V2? How does this impedance behave for physical frequencies (s = jω)? (That is, it is a “frequency-
dependent or frequency-independent” “positive or negative” resistance.)

Fig. 2(a) Fig. 2(b)

1
Fig. 2(c)

3. (10 pts.) Consider the bridge-T network of Fig. 3(a) with R3 = R4 = R and C1 = C2 = C, and denote
RC = τ. Find the zeros and poles of the bridge-T network. If the network is placed in the negative-
feedback path of an ideal infinite-gain op amp, as in Fig. 3(b), find the poles of the closed-loop
amplifier.

1 1 1 1
𝑉𝑎 𝑠 2 + 𝑠 (𝐶 + 𝐶 ) 𝑅 + 𝐶 𝐶 𝑅 𝑅
1 2 3 1 2 3 4
𝑡(𝑠) ≡ =
𝑉𝑏 𝑠 2 + 𝑠 ( 1 + 1 + 1 ) + 1
𝐶1 𝑅3 𝐶2 𝑅3 𝐶1 𝑅4 𝐶1 𝐶2 𝑅3 𝑅4
Fig. 3(a)

Fig. 3(b)

4. (30 pts.) [Transconductance-C Filters] (5 pts. each)


(a) Fig. 4(a) is the block diagram of the two-integrator-loop biquad. It is modified from the two-
integrator-loop topology by absorbing the (1/Q) branch within the 1st integrator, and lumping
the 2nd integrator together with the inverter into a noninverting integrator. Please show the
circuit diagram of the Gm-C implementation for this block diagram.
(b) For the circuit in Fig. 4(b), show that the input impedance Zin is that of an inductance L and
find an expression for L.
(c) Follow (b), use the inductance generated at the input to form an LCR resonator. To realize the
resistance, use a third transconductance Gm3. Please show the circuit diagram of the resultant
LCR resonant.
(d) Follow (c), use a fourth inverting transconductor Gm4 with its input connected to a voltage Vi
and its output connected to node 1. Please show the diagram of the resultant circuit and
compare it with the one obtained in (a).

2
(e) What filter function is (i) V1/Vi, (ii) V2/Vi?
(f) Follow (d), use this Gm-C circuit to design a BP filter (Gm1, Gm2, Gm3, and Gm4) with a central
frequency of 10 MHz, a 3-dB bandwidth of 1 MHz, and a center-frequency gain of 10. Let
time constants of integrators are equal, and use equal capacitors of 5pF.

Fig. 4(a) Fig. 4(b)

5. (10 pts.) [Switch-Capacitor Filters]


For a dc voltage of 1V applied to the input of the circuit shown below, in which C1 is 1pF, what
charge is transferred for each cycle of the two-phase clock? For a 100-kHz clock, what is the
average current drawn from the input source? For an amplifier feedback capacitance of 10pF,
what change would you expect in the output for each cycle of the clock? For an amplifier that
saturates at 10V and the feedback capacitor initially discharged, how many clock cycles would
it take to saturate the amplifier? What is the average slope of the staircase output voltage produced?

6. (20 pts.) [Course Review]


(a) We have studied 4 Units, they are Feedback, Output Stages, Operational-Amplifier Circuits, and
Filters, in the course of Electronics III this semester. Please state what, at least 1 item for each
unit, you have learned from this course. (Please answer this question. You cannot earn the points
if you leave it empty.) (12 pts.)
(b) Any suggestion and/or comment to Instructor and/or TAs? (You will obtain the 8 points even if
you leave the answer for this question empty.) (8 pts.)

You might also like