Assignment 1 - CSE211 RG
Assignment 1 - CSE211 RG
General Instructions:
BLIND COPYING FROM INTERNET IS STRICTLY NOT ALLOWED, however you can
use the internet as reference, kindly mention it in the reference part
of your assignment/The assignment also specifies where you can get the
details. The purpose of on-line assignment is to bring the meaningful
learning outcome as well as to develop the writing and documentation
skills not for blind copy skills. IN CASE, BLATANT COPYING found,
FACULTY CAN APPLY University rules for evaluation and a ZERO will be
awarded and UMC case will be initiated.
Evaluation: 30 Marks
Roll Number:
Registration number:
Q1. Design a circuit that would be able to shift bits but also store them for a duration of time.
Explain what are the technicalities of such a circuit. [5 marks]
Q2. Starting from an initial value of R in Hex is 27 determine the sequence of binary values in R
after a logical shift-left, followed by a circular shift-right, followed by a logical shift-right and a
circular shift-left. explain through the proper diagrams.
Q3 The 8-bit registers R1, R2, R3, and R4 initially have the following values:
R1 - 1111 0010, R2- 1 1 1 1 1 1 1 1 , R3- 1011 1001 , R4 1 1 101010
Determine the 8-bit values in each register after the execution of the following sequence of
microoperations.
R1 <-R1 + R2
R3<- R3 ^ R4, R2 <- R2 + 1
R1 <- R1 – R3 [5]
Q4. A common bus system which is capable of transferring 2 bits at time with number of
registers are 4 each register is of 2 bit? Draw circuit diagram for this and also define how many
multiplexers are required and what will be the size of multiplexer with truth table Also explain
how to gather data from this bus back into register [10]
Q5. Show the hardware that implements the following statement. Include the logic gates for the
control function and a block diagram for the binary counter with a count enable input.
SECTION:
Roll Number:
Registration number:
Q1. Briefly define the following terminologies with examples. (1) Register (2) Register Transfer
(3) Register Transfer Language (4) Bus (5) Micro operations [5]
Q2. Construct a 5 to 32-line decoder with four 3 to 8 decoders, with enable and 2 to 4-line
decoder with the help of truth table, use block diagram for it.
[5M]
Q3. Draw the block diagram for the hardware that implements the following statements:
x + yz: AR AR + BR
Where AR and BR are two n-bit registers and x, y and z are control variables. Include the logic
gates for the control function. Note that the symbol + designates an OR operation in a control or
Boolean function but that it represents an arithmetic plus in a microoperation.
[5]
Q4. The 8-bit register AR, BR, CR, and DR initially have the following values: [5]
Determine the 8-bit values in each register after the execution of the following sequence of
microoperations.
AR AR + BR Add BR + AR
CR CR AND DR, BR BR + 1 AND DR to CR, Increment BR
AR AR - CR Subtract CR from AR
Q5 A common bus system which is capable of transferring 4 bits at time with number of
registers are 4 each register is of 4 bit? Draw circuit diagram for this and also define how many
multiplexers are required and what will be the size of multiplexer with truth table Also explain
how to gather data from this bus back into register [10]
Assignment – 1 (Set 3)
SECTION:
Roll Number:
Registration number:
1) An 8-bit register contains the Hex value 94. What is the register value after an arithmetic
shift right? Starting from the initial number 94, determine the register value
i) after logical shift right
ii) after an arithmetic shift left, and state whether there is an overflow not, explain
through the proper diagrams.
3) The 8-bit register AR, BR, CR, and DR initially have the following values: [5]
AR = 11010110; BR = 11100111; CR = 10110001; DR = 10111010
Determine the 8-bit values in each register after the execution of the following sequence
of microoperations.
AR AR + BR Add BR + AR
CR CR AND DR, BR BR + 1 AND DR to CR, Increment BR
AR AR - CR Subtract CR from AR
4) A common bus system which is capable of transferring 8 bits at time with number of
registers are 2 each register is of 8bit? Draw circuit diagram for this and also define how
many multiplexers are required and what will be the size of multiplexer with truth table
Also explain how to gather data from this bus back into register [10]
5) What are the functions of encoder, Decoder, multiplexers explain with truth table and
give applications of each?