OS - Comp. Arch. Worksheet 1
OS - Comp. Arch. Worksheet 1
1. One of the key features of von Neumann computer architecture is the use of buses.
Bus Description
[3]
2. The seven stages in a von Neumann fetch-execute cycle are shown in the table below.
Put each stage in the correct sequence by writing the numbers 1 to 7 in the right-handcolumn. The
first one has been done for you.
Sequence
Stage
number
The instruction is then copied from the memory location contained in the
MAR (memory address register) and is placed in the MDR (memory
address register
The instruction is final decoded and is then executed
The address part of the instruction, if any, is placed in the MAR (memory
address register)
The value in the PC (program counter) is then incremented so that it
points to the next instruction to be fetched.
[7]
3. Two features of Von Neumann architecture are the use of registers and the use of buses.