1

MANUAL

EE8261-ELECTRIC CIRCUITS LABORATORY

II SEMESTER ELECTRICAL & ELECTRONICS

ENGINEERING

DEPARTMENT OF
ELECTRICAL &
ELECTRONICS
ENGINEERING

MOOKAMBIGAI COLLGE OF ENGINEERING

SRINIVASA NAGAR, KALAMAVUR – 6222502

 2

LIST OF EXPERIMENTS

1. Simulation and experimental verification of electrical circuit problems using Kirchhoff’s

voltage and current laws.

2. Simulation and experimental verification of electrical circuit problems using Thevenin’s

theorem.
 3

3. Simulation and experimental verification of electrical circuit problems using Norton’s

theorem.

4. Simulation and experimental verification of electrical circuit problems using Superposition

theorem.

5. Simulation and experimental verification of Maximum Power transfer Theorem.

6. Study of Analog and digital oscilloscopes and measurement of sinusoidal voltage,

frequency and power factor.

7. Simulation and Experimental validation of R-C electric circuit transients.

8. Simulation and Experimental validation of frequency response of RLC electric circuit.

9. Design and Simulation of series resonance circuit.

10. Design and Simulation of parallel resonant circuits.

11. Simulation of three phase balanced and unbalanced star, delta networks circuits.

GENERAL INSTRUCTIONS FOR LABORATORY CLASSES

o Enter the lab with closed footwear, boys should “tuck in” the shirts
o Girls are instructed to wear overcoats
o Hanging chains, rings, wrist watches and like items are likely to cause accidents and hence to
be avoided
 4

o Long hair should be protected, let it not be loose especially near rotating machinery
o Power supply to your test table should be only by the lab technician
o Do not lean and do not be close to the rotating components
o Students should report to the concerned labs as per the time table schedule.
o Students who turn up late to the labs will in no case be permitted to perform the experiment
scheduled for the day.
o After completion of the experiment, certification of the concerned staff in-charge in the
observation book is necessary.
o Students should bring a lab workbook and should enter the readings/observations into the note
book while performing the experiment.
o The record of workbook along with the detailed experimental procedure of the experiment
performed in the immediate last session should be submitted and certified by the staff member in-
charge.
o Not more than six students in a group are permitted to perform the experiment on a setup.
o The group-wise division made in the beginning should be adhered to, and no mix up of student
among different groups will be permitted later.
o The components required pertaining to the experiment should be collected from stores
incharge after duly filling in the requisition form.
o When the experiment is completed, students should disconnect the setup made by them, and
should return all the components/instruments taken for the purpose.
o Any damage of the equipment or burn-out of components will be viewed seriously either by
putting penalty or by dismissing the total group of students from the lab for the semester/year.
o Students should be present in the labs for the total scheduled duration.
o Students are required to prepare thoroughly to perform the experiment before coming to
laboratory.

INDEX

SIGNATURE
S.NO NAME OF THE EXPERIMENT PAGE with
NO REMARK
 5

1 Verification of Kirchhoff’s voltage and current laws.

2
Verification of Thevenin’s theorem.

3
Verification of Norton’s theorem.

4
Verification of Superposition theorem

5
Verification of Maximum Power transfer Theorem.

6 Study of Analog and digital oscilloscopes and

measurement of sinusoidal voltage, frequency and power
factor.
7
R-C transients

8 Frequency response of RLC electric circuit.

9 Design and Simulation of series resonance circuit.

10
Design and Simulation of parallel resonant circuits.

11
Simulation of three phase balanced and unbalanced star,
delta networks circuits.

SIGNATURE STAFF IN CHARGE OF LAB

KIRCHOFF’S CURRENT LAW:

CIRCUIT DIAGRAM:
 6

TABULATION:

SL. V I1 I2 I3 I1=I2+I3
NO.

EXP. NO: 1 VERIFICATION OF KIRCHOFF’S VOLTAGE AND

DATE: CURRENT LAWS

AIM:
 7

To verify Kirchoff’s voltage and current laws using silmulation and an experiment.

APPARATUS REQUIRED:

SL. NAME OF THE APPARATUS RANGE TYPE QUANTITY

NO
.
1. Ammeter (0-30) mA MC 3

2. Voltmeter (0-30) V MC 3

3. Power Supply Unit (0-30) V DC 1

4. Resistor 270Ω , 560Ω, 330 Ω Each 1

5. Bread Board - - 1

6. Connecting wires - - As Req.

7. Personal computer with PSPICE - - 1

software

FORMULAE USED:

KIRCHOFF’S CURRENT LAW → I1= I2 + I3

KIRCHOFF’S VOLTAGE LAW → V=V1+ V2 + V3

KIRCHOFF’S VOLTAGE LAW:

CIRCUIT DIAGRAM:
 8

TABULATION:

SL.NO. V V1 V2 V3 V=V1+V2+V3

THEORY:

KIRCHOFF’S LAW:

(1) KIRCHOFF’S CURRENT LAW:

 9

The sum of the currents flowing towards a junction is equal to the sum of the
current flowing away from the junction.
(2) KIRCHOFF’S VOLTAGE LAW:

In a closed circuit or a mesh, the sum of the potential drops is equal to the sum
of the potential rises.

PROCEDURE:

1. Connections are made as per the circuit diagram.

2. Set the power supply units at 5V.
3. Note down ammeter reading.
4. Note down the voltage drop across each resistor.
5. Note down all the values corresponding to each tabulation.
6. Verify the result by using the given formulae.
7. Repeat the above procedure for the various voltage readings.

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type filename and click on Create
6. Under the Analysis type: pull down menu, select Bias point, then click OK.
7. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
8. To see the currents calculated by PSPICE make sure the current button is selected.
9. To see the voltages calculated by PSPICE make sure the voltage button is selected.
10. To see the power calculated by PSPICE make sure the watts button is selected.

RESULT:

Thus the Kirchoff’s laws are verified experimentally and by simulation.

THEVENIN’S THEOREM:

CIRCUIT DIAGRAM:
 10

RTH

SL. VTH IL (load current) IL (equivalent circuit)

NO. V Practical Thoerical Practical Thoerical Practical Thoerical
Value Value Value Value Value Value

EXP. NO:2 VERIFICATION OF THEVENIN’S THEOREMS

DATE:

AIM:
 11

To verify Thevenin’s theorem using simulation and an experiment.

APPARATUS REQUIRED:

SL. NAME OF THE APPARATUS RANGE TYPE QUANTITY

NO
.
1. Ammeter (0-30) mA MC 1

2. Voltmeter (0-30) V MC 1

3. Power Supply Unit (0-30) V MC 1

4. Resistor 100Ω, 270 Ω, 560 Ω - Each 1

5. Ohmmeter - - 1

6. Bread Board - - 1

7. Connecting wires - - As Req.

8. Personal computer with PSPICE - - 1

software

FORMULAE USED:

THEVENIN’S THEOREM:

R1* R2
RTH = ─────
R1+R2
VTH= I * R2 I=V/(R1+R2)

VTH
IL = ─────
RTH+RL

TO FIND LOAD CURRENT

 12

TO FIND Vth

THEORY:

THEVENIN’S THEOREM:

Statement:
“Any linear active network with output terminals A, B can be replaced by a
single voltage source (VTH=VOC) in series with a single resistance (RTH=Ri)
 13

VTH → Thevenin’s
Voltage
It is the voltage between the terminals A and B on open circuit condition.
Hence it is also called as Open Circuit Voltage.

RTH → Thevenin’s Resistance.

It is the driving point resistance at the terminal A.B when all the internal
sources are set to zero.

Equivalent circuit:

VTH
IL = ──────
RTH + RL

TO FIND Rth
 14

THEVENIN’S EQUIVALENT CIRCUIT

PROCEDURE:

1. Connections are made as per the circuit diagram.

2. Set the power supply unit at a particular voltage value.
3. Note down the ammeter reading which gives the load current IL value.
4. Remove the load resistor RL and the ammeter and connect a voltmeter across the
terminal AB. Note the voltmeter reading which gives the Thevenin’s voltage VTH.
5. Remove all the sources and the load side resistor. Connect a ohmmeter across AB and
find RTH.
6. Draw the equivalent circuit diagram.
7. Calculate IL using the formula theoretically and compare with the observed IL value.
8. Repeat the same procedure for various power supply readings.

SIMULATION PROCEDURE:
 15

1. Open the Capture CIS window

2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type filename and click on Create
6. Under the Analysis type: pull down menu, select Bias point, then click OK.
7. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
8. To see the currents calculated by PSPICE make sure the current button is selected.
9. To see the voltages calculated by PSPICE make sure the voltage button is selected.
10. To see the power calculated by PSPICE make sure the watts button is selected.

RESULT:

Thus the Thevenin’s theorem was verified experimentally and by simulation.

NORTON’S THEOREM:

CIRCUIT DIAGRAM FOR NORTON’S THEOREM

 16

TABULATION:

RN =

SL. ISH IL (load current) IL (equivalent circuit)

NO. V Practical Thoerical Practical Thoerical Practical Thoerical
Value Value Value Value Value Value

EXP. NO:3 VERIFICATION OF NORTON’S THEOREM

DATE:

AIM:

To verify Norton’s theorem using simulation and an experiment.

APPARATUS REQUIRED:
 17

SL. NAME OF THE APPARATUS RANGE TYPE QUANTITY

NO
.
1. Ammeter (0-30) mA MC 1

2. Voltmeter (0-30) V MC 1

3. Power Supply Unit (0-30) V MC 1

4. Resistor 100Ω, 270 Ω, 560 Ω DC Each 1

5. Ohmmeter - - 1

6. Bread Board - - 1

7. Connecting wires - - As Req.

8. Personal computer with PSPICE - - 1

software

TO FIND NORTON’S CURRENT

 18

TO FIND NORTON’S RESISTANCE

NORTON’S EQUIVALENT CIRCUIT

NORTON’S THEOREM:

Statement:

“Any linear active network with output terminals A, B can be replaced by a single
current source ISC (IN) in parallel with a single resistance RTH (RN).”
 19

ISC → Short circuit current

RTH → Thevenin’s resistance

Equivalent circuit:

ISC * RTH
IL = ───────
RTH + RL

NORTON’S THEOREM:

R1* R2
RN = RTH = ─────
R1+R2

ISC = Short circuit current at RL = V/ R1

To find Isc

ISC * RTH
IL = ───────
RTH + RL
 20

PROCEDURE:

NORTON’S THEOREM:

1. Connections are made as per the circuit diagram.

2. Set RPS at a particular value and note down the ammeter reading which give the load
current value IL.
3. Remove the load resistor and connect an ammeter across AB.
 21

4. Switch on the power supply and set RPS to a particular value and note down the
ammeter reading which gives the short circuit current ISC .
5. Remove all the sources and the load resistor and connect a ohmmeter across AB.
Note down the ohmmeter reading which gives the thevenin’s resistance RTH =RN
Norton’s resistance value.
6. Draw the equivalent circuit and calculate load current IL using the given formula.
7. Compare this IL with observed IL value.
8. Repeat the same procedure for various set of readings.

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type filename and click on Create
6. Under the Analysis type: pull down menu, select Bias point, then click OK.
7. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
8. To see the currents calculated by PSPICE make sure the current button is selected.
9. To see the voltages calculated by PSPICE make sure the voltage button is selected.
10. To see the power calculated by PSPICE make sure the watts button is selected.

RESULT:

Thus the Norton’s theorems was verified experimentally and using simulation.

SUPERPOSITION THEOREM

CIRCUIT DIAGRAM:

CIRCUIT DIAGRAM FOR SUPERPOSITION THEOREM

 22

CIRCUIT DIAGRAM WITH V1 ACTING INDEPENDENTLY

EXP. NO: 4 VERIFICATION OF SUPERPOSITION THEOREM

DATE:

AIM:

To verify Superposition Theorem using simulation and an experiment.

 23

APPARATUS REQUIRED:

SL. NAME OF THE APPARATUS RANGE TYPE QUANTITY

NO
.
1. Ammeter (0-30) mA MC 1

2. Regulated Power Supply Unit (0-30) V DC 2

3. Resistor 270Ω, 100Ω, 560 Ω - Each 1

4. Decade resistance box - - 1

5. Bread Board - - 1

6. Connecting wires - - As Req.

7. Personal computer with PSPICE - - 1

simulation

THEORY:

With the help of superposition theorem, we can find the current through or the voltage
across a given element in a linear circuit consisting of two or more sources.

The statement is as follows,

“In a linear circuit containing more than one source the current that flows at any point or
the voltage that exists between any two points is the algebraic sum of the currents or the
voltages that would have been produced by each source taken separately with all other
sources removed.”

This theorem cannot be used for the calculation of power.

CIRCUIT DIAGRAM WITH V2 ACTING INDEPENDENTLY

 24

V1 ACTING V2 ACTING
INDEPENDENTLY INDEPENDENTLY
S.No V1 I3’ S.No V2 I3’’
 25

VERIFICATION OF SUPERPOSITION
THEOREM Practical:

I
S.No. 3 I3’ I3’’ I3= I3’ +I3’’
(mA) (mA) (mA) (mA)
 26

Theoretical:

S.No. I3 I3’ I3’’ I3= I3’ +I3’’

(mA) (mA) (mA) (mA)
 27

PROCEDURE:

1. Connections are made as per the circuit diagram.

2. By applying same voltage rating for both the RPS V1 & V2, take the ammeter reading as I..
3. Short circuit RPS V2 and apply the same voltage value as applied before for V1 and take the
corresponding ammeter reading as I3’
4. Then short circuit RPS V1 and apply the same voltage value as before for V2 and take the
corresponding ammeter reading as I3’’.
5. Verify that for superposition theorem if the condition
I3= I3’ + I3’’satisfy.
6. Repeat the same procedure for various set of values and tabulate them and verify the
Condition.

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type filename and click on Create
6. Under the Analysis type: pull down menu, select Bias point, then click OK.
7. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
8. To see the currents calculated by PSPICE make sure the current button is selected.
9. To see the voltages calculated by PSPICE make sure the voltage button is selected.
10. To see the power calculated by PSPICE make sure the watts button is selected.

RESULT:
Thus the superposition theorem was verified using simulation and an experiment.
 28

MAXIMUM POWER TRANSFER THEOREM:

CIRCUIT DIAGRAM:

TABULATION:

SL. DRB READING AMMETER READING POWER

NO. (R) (I) P=I2R
in KΩ in ampere in watts

1. 2
2. 4
3. 6
4. 8
5. 10
6. 12
7. 14
8. 16
9. 18
10. 20
 29

EXP. NO: 5 VERIFICATION OF MAXIMUM POWER

DATE: TRANSFER THEOREM

AIM:

To verify Maximum power transfer theorem using simulation and an experiment.

APPARATUS REQUIRED:

SL. NAME OF THE APPARATUS RANGE TYPE QUANTITY

NO
.
1. Ammeter (0-500) µA MC 1

2. Regulated Power Supply Unit (0-30) V DC 1

3. Resistor 10KΩ - 1

4. Decade resistance box - - 1

5. Bread Board - - 1

6. Connecting wires - - 1

7. Personal computer with PSPICE - - As Req.

simulation software
1
 30

MODEL GRAPH
 31

THEORY:

Statement
“In dc circuits, the maximum power will be delivered from a voltage source to a load, when the
load resistance is equal to the internal resistance of the source.”
PROCEDURE:

1. Connections are made as per the circuit diagram.

2. Set the Regulated power supply to a particular voltage value.
3. For various values of DRB reading note down the ammeter reading.
4. The maximum power will be transferred to the DRB when its reading is equal to the
internal resistance of the source ie., 10KΩ.
5. Calculate the Power
P= I2R
6. Plot the curve between RL and power.
7. Check whether the power is maximum at a value of load resistance that equals source
resistance.
8. Verify the maximum power transfer theorem.

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type new filename and click on Create
6. Under the Analysis type: pull down menu, select Bias point, then click OK.
7. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
8. To see the currents calculated by PSPICE make sure the current button is selected.
9. To see the voltages calculated by PSPICE make sure the voltage button is selected.
10. To see the power calculated by PSPICE make sure the watts button is selected.

RESULT:

Thus the maximum power transfer theorem was verified using simulation and an experiment.
 32

TABULATION:

Signal Time/div Frequency Peak to peak Amplitude Vrms =

T F = 1/T voltage Vm =Vpp/ √ 2 Vm/√ 2
Vpp
 33

EXP. NO: 6 STUDY OF ANALOG AND DIGITAL CRO AND

MEASUREMENT OF SINUSOIDAL VOLTAGE,
FREQUENCY AND POWER FACTOR
DATE:

AIM:
To study the basic structure of CRO and measure the sinusoidal voltage, frequency and power
factor.

Theory:

Cathode-ray Oscilloscope
Fluorescent screen (see Figure 1). When the cathode is heated (by Theory Cathode-ray
Oscilloscope applying a small potential difference across its terminals), it emits electrons. Having a
potential difference between the cathode and the anode (electrodes), accelerate the emitted
electrons towards the anode, forming an electron beam, which passes to fall on the screen. When
the fast electron beam strikes the fluorescent screen, a bright visible spot is produced. The grid,
which is situated between the electrodes, controls the amount of electrons passing through it
thereby controlling the intensity of the electron beam. The X&Y-plates, are responsible for
deflecting the electron beam horizontally and vertically.
A sweep generator is connected to the X-plates, which moves the bright spot horizontally
across the screen and repeats that at a certain frequency as the source of the signal. The voltage to
be studied is applied to the Y-plates. The combined sweep and Y voltages produce a graph showing
the variation of voltage with time, as shown in Fig. 2.

Alternating current (ac)

An ac signal can be of different forms: sinusoidal, square, or triangular. The sinusoidal is the
most popular type, which is the natural output of the rotary electricity generators. An ac voltage
source can be represented by e (t) = em sin (wt + φ) ………..(1)
Where em is the maximum output voltage value, ω =2πƒ (ƒ is the frequency), and φ is the phase
shift.
 34

Fig.1.Basic structure of CRO

Fig.2. Front Panel of CRO

 35

Block Diagram of digital storage oscilloscope

The block diagram of digital storage oscilloscope is shown in the Fig.
 

The input signal is applied to the amplifier and attenuator section. 

         The

oscilloscope uses same type of amplifier and attenuator circuitry as used in the
conventional oscilloscopes.      The attenuated signal is then applied to the vertical
amplifier.       To digitize the analog signal, analog to digital (A/D) converter is
used.      The output of the vertical amplifier is applied to the A/D converter
section.       The successive approximation type of A/D converter is most oftenly used
in the digital storage oscilloscopes.       The sampling rate and memory size are selected
depending upon the duration & the waveform to be recorded.        Once the input signal
is sampled, the A/D converter digitizes it.       The signal is then captured in the
memory.       Once it is stored in the memory, many manipulations are possible as
memory can be readout without being erased.
 
 36

Ø       The digital storage oscilloscope has three modes: 

1.       Roll mode 
2.       Store mode 
3.       Hold or save mode.
 

Advantages 
i) It is easier to operate and has more capability. 
ii) The storage time is infinite. 
iii)    The display flexibility is available. The number of traces that can be stored and
recalled depends on the size of the memory. 
iv)    The cursor measurement is possible. 
v) The characters can be displayed on screen along with the waveform which    
can    indicate waveform information such as minimum, maximum, frequency,
amplitude etc. 
vi) The X-Y plots, B-H curve, P-V diagrams can be displayed. 
vii) The pre trigger viewing feature allows to display the waveform before trigger
pulse. 
viii)   Keeping the records is possible by transmitting the data to computer system
where the further processing is possible 
ix)    Signal processing is possible which includes translating the raw data into
finished information e.g. computing parameters of a captured signal like r.m.s. value,
energy stored etc.
 37

MEASUREMENT

PROCEDURE:
Part one: measurement of voltage and frequency
1. Turn on the Oscilloscope, wait a couple of seconds to warm up, then the trace will
show up on the screen.
2. Adjust the intensity and the focus of the trace.
3. Use the X &Y-post. knobs to center the trace horizontally and vertically.
4. Connect a cable to Ch1 socket and select channel 1.
5. Connect the cable from Ch1 of the CRO to the connector of the Audio frequency
oscillator (AFO).
6. Turn on the AFO.
7. A signal will appear on the screen.
8. Make sure that the inner red knobs of the Volt/Div and the Time/Div are locked
clockwise.
9. Set the frequency of the generator to 200 Hz.
10. Adjust the Volt/Div and the Time/Div knobs so that you get a suitable size signal
(from 1-2 wavelengths filling most of the screen vertically).
11. Count the number of vertical squares lying within the signal, then calculate the peak to
peak value as:
Vp-p= No. vertical Div x Volt/Div

12. Calculate Vrms value, record in Tabulation

13. Calculate the period T, record in Tabulation
T = No. horizontal Div. × Time/Div
14. Calculate the frequency, ƒ=1/T, record in the Tabulation
15. Repeat steps 10-15 for the frequency values as in the Tabulation
Part two:

Measurement of Phase:

A dual trace or beam CRO is available to display the two signals simultaneously
(one of the signals is used for synchronization), both of the signals will appear in proper
time perspectiveand the amount of time difference between the waveforms can be
38
 39

measured. This, in turn can be utilized to calculate the phase angle θ, between the two
signals.
Referring to the fig. the phase shift can be calculated by the formula;

θ°=

Power factor can be calculated using the formula pf = VI cosθ if the waveforms are current
and voltage waveforms respectively. Current waveform can be measured using current
probe.

RESULT:
Thus the basic structure of CRO was studied and the voltage and frequency were measured.
 40

CIRCUIT DIAGRAM FOR RC TRANSIENT

VOLTAGE ACROSS THE CAPACITOR

VOLTAGE ACROSS THE RESISTOR

 41

EXP. NO: 7 RC TRANSIENTS

DATE:

AIM:
To determine transients of a series RC circuit.

APPARATUS REQUIRED:
S.NO Name of the Range Quantity
equipment
1. AFO 2MHz 1

2. CRO - 1

3. Resistor 1K 3

4. Capacitor 0.1F 1

5. Broad Board - 1

6. Connectingwires - As required
7. Personal computer with - 1
PSPICE software

THEORY:
In this experiment, we apply a pulse waveform to the RC circuit to analyze the transient
response of the circuit. The pulse-width relative to a circuit’s time constant determines how it is
affected by an RC circuit.
Time Constant (τ): A measure of time required for certain changes in voltages and currents in RC
and RL circuits. Generally, when the elapsed time exceeds five time constants (5τ) after switching
has occurred, the currents and voltages have reached their final value, which is also called steady-
state response.
The time constant of an RC circuit is the product of equivalent capacitance and the Thévenin
resistance as viewed from the terminals of the equivalent capacitor.

τ = RC (1)
 42

MODEL GRAPH
Charging time Discharging time
 43

Voltage across the capacitor is given by

VC = V(1-e−t / RC )

Voltage across the resistor is given by

VR = Ve−t / RC

Time constant of RC Circuit = RC

PROCEDURE:

1. Connections are made as per the circuit diagram.

2. Set 1kHz frequency square wave in AFO
3. Note the input and output waveforms from the CRO across the capacitor..
4. Tabulate the readings.
5. Draw the waveforms in a graph.
6. Note the input and output waveforms from the CRO across the resistor..
7. Tabulate the readings.
8. Draw the waveforms in a graph.

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type new filename and click on Create
6. Place the probe in input and output.
7. Under Analysis type select Time domain
8. Select AC sweep.
9. Give the start frequency (1Hz), end frequency and number points
And the click Apply
10. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
11. The graph will be displayed.

Result: Thus the RC electric circuit transient are validated experimentally and by simulation.
 44

CIRCUIT DIAGRAM FOR SERIES RESONANCE

TABULATION

Input voltage Vi =

S.No. Frequency Output voltage in v vo

Gain G = 20log
vi
 45

EXP NO: 8 FREQUENCY RESPONSE OF SERIES RESONANCE

CIRCUIT
DATE:

AIM: To obtain the frequency response of the RLC series circuits experimentally and using
simulation.

APPARATUS REQUIRED:

SL. NAME OF THE APPARATUS RANGE QUANTITY

NO
.

1. Resistor 470Ω 1

2. Decade Inductance box - 1

3. Capacitor 0.1μF 1

4. Bread Board - 1

5. Connecting wires - As Req.

.6. CRO - 1

7. PC with PSPICE software - 1

THEORY:
Series Resonance of a series RLC circuit occurs when the inductive and capacitive
reactances are equal in magnitude but cancel each other because they are 180 degrees
apart in phase. The resonant frequency is given by

fr = 1/(2 π √ LC )
 46

MODEL GRAPH
 47

PROCEDURE:
1. Connections are made as per the circuit diagram.
2. Set the input signal in the AFO ( 2v, 1kHz).
3. Vary the frequency and note down the output voltage in the CRO and tabulate.
4. Calculate the Gain
5. Draw a graph taking frequency in X axis and gain in Yaxis in a semilog graph sheet.
6. Find the lower cutoff frequency f1 and upper cutoff frequencief2 by drawing a line3dB below
the maximum gain.
7. Find the Bandwidth using the formula BW = f2-f1

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type new filename and click on Create
6. Place the probe in input and output.
7. Under Analysis type select Time domain
8. Select AC sweep.
9. Give the start frequency (1Hz), end frequency and number points
And the click Apply
10. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
11. The graph will be displayed.

RESULT:
Thus the series resonance circuit was designed and the frequency response
characteristics was obtained using simulation and validated using an experiment.

The lower cut off frequency is =

The upper cutoff frequency is =
Bandwidth =
 48

CIRCUIT DIAGRAM FOR PARALLEL RESONANCE CIRCUIT

TABULATION

Input voltage Vi =

S.No. Frequency Output voltage in v vo

Gain G = 20log
vi
 49

EXP NO: 9 FREQUENCY RESPONSE OF PARALLEL RESONANCE

CIRCUIT
DATE:

AIM: To obtain the frequency response of the RLC parallel circuit experimentally and using
simulation.

APPARATUS REQUIRED:

SL. NAME OF THE APPARATUS RANGE QUANTITY

NO
.

1. Resistor 470Ω 1

2. Decade Inductance box - 1

3. Capacitor 0.1μF 1

4. Bread Board - 1

5. Connecting wires - As Req.

.6. CRO - 1

7. PC with PSPICE software - -

THEORY:
Resonance occurs in parallel RLC circuit when the total cicuit current is in-phase with the
supply voltage as the two reactive components of inductance and capacitance cancels each
other.
At resonance the admittance of the circuit is at its minimum and is equal to the conductance
of the circuit. The resonant frequency is given by the formula

fr = 1/(2 π √ LC )
 50

MODEL GRAPH
 51

PROCEDURE:
1. Connections are made as per the circuit diagram.
2. Set the input signal in the AFO ( 2v, 1kHz).
3. Vary the frequency and note down the output voltage in the CRO and tabulate.
4. Calculate the Gain
5. Draw a graph taking frequency in X axis and gain in Yaxis in a semilog graph sheet.
6. Find the lower cutoff frequency f1 and upper cutoff frequencief2 by drawing a line3dB below
the maximum gain.
7. Find the Bandwidth using the formula BW = f2-f1

SIMULATION PROCEDURE:
1. Open the Capture CIS window
2. Create a New project file.
3. Under Place select necessary part and draw the necessary circuit diagram.
4. Under PSPICE, select New simulation profile.
5. Type new filename and click on Create
6. Place the probe in input and output.
7. Under Analysis type select Time domain
8. Select AC sweep.
9. Give the start frequency (1Hz), end frequency and number points
And the click Apply
10. Returning to the original schematic window under PSPICE select Run (or F11 key or
clicking blue play symbol)
11. The graph will be displayed.

RESULT:
Thus the parallel resonance circuit was designed and the frequency response
characteristics was obtained using simulation and validated using an experiment.

The lower cut off frequency is =

The upper cutoff frequency is =
Bandwidth =
 52

CIRCUIT DIAGRAM:

SIMULATION OF BALANCED/UNBALANCED STAR CONNECTED CIRCUIT

MODEL GRAPH
 53

55

EXP. NO.:
DATE:

SIMULATION OF THREE PHASE BALANCED AND UNBALANCED STAR,

DELTA NETWORKS CIRCUITS

AIM:
To design three phase balanced and unbalanced star, delta networks circuits.

SOFTWARE REQUIRED:
Personal Computer with Matlab 7.1

THEORY:
Balanced three- phase circuit:
Balanced phase voltages are equal in magnitude and are out of phase
with each other by 120°.The phase sequence is the time order in which the voltages
pass through their respective maximum values. A balanced load is one in which the
phase impedances are equal in magnitude and in phase.
Possible Load Configurations
Four possible connections between source and load:
1. Y-Yconnection (Y-connected source with a Y-connected load)
2. Y-∆connection (Y-connected source with a ∆-connected load)
3. ∆-∆connection
4. ∆-Yconnection
Unbalanced three- phase circuit:
An unbalanced system is due to unbalanced voltage sources or an unbalanced
load. To calculate power in an unbalanced three-phase system requires that we find
the power in each phase. The total power is not simply three times the power in one
phase but the sum of the powers in the three phases.
54
 55

CIRCUIT DIAGRAM:

SIMULATION OF BALANCED/UNBALANCED DELTA CONNECTED CIRCUIT

MODEL GRAPH:
 56

RESULT:
Thus the simulation of balanced/unbalanced star & delta connected circuits has been done
and the output graph is observed.